[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All ON Semiconductor jobs](https://jobs.opennash.com/companies/on-semiconductor/) · [Search jobs](/search/)

ON Semiconductor 

# Sr Principal ASIC / RTL Design Engineer

Brno, South Moravia, Czech Republic Senior individual contributor Design 

Listed on ON Semiconductor ’s official careers site. Posted July 20, 2026. Check that it is still open and apply there.
[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2506036)

[OpenNash Jobs](https://jobs.opennash.com/) / [ON Semiconductor ](https://jobs.opennash.com/companies/on-semiconductor/) / Sr Principal ASIC / RTL Design Engineer

## Job description

We are seeking a skilled and motivated Senior Digital IC Design Engineer with over 5 years of experience in digital design and proven expertise in memory IP integration (SRAM, ROM, EEPROM, OTP/NVM). The candidate will play a key role in the development, integration, and verification of memory subsystems in advanced SoC platforms.

## Responsibilities

Own and drive the integration of memory IPs into larger digital subsystems and SoC platforms. Collaborate with memory IP teams to understand interface requirements, timing constraints, and test features. Perform RTL design, lint, CDC, and synthesis for digital logic blocks interacting with embedded memories. Define and execute design verification plans in coordination with the verification team. Interface with physical design and validation teams to ensure successful implementation and bring-up.

Support post-silicon debug for memory interface-related issues. Contribute to technical reviews, architecture discussions, and documentation of design flows Soft Skills Strong communication and documentation skills. Collaborative and proactive problem solver. Capable of mentoring junior engineers and participating in design reviews.

## Qualifications

Bachelor’s or Master’s degree in Electrical Engineering or related field. 5 years of experience in digital ASIC design, preferably with a focus on memory IP integration. Strong RTL design skills in Verilog/SystemVerilog. Proficient in EDA tools for synthesis, lint, and static timing analysis.

## At a glance
- Posted by the employer: Jul 20, 2026
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 90 days
- Location: Brno, South Moravia, Czech Republic[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2506036)

## More jobs at ON Semiconductor 

### [Analog Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/35a951aaf0a3b4085b6f/)

Brno, South Moravia, Czech Republic

### [Digital Design Director](https://jobs.opennash.com/companies/on-semiconductor/jobs/a582eb29c15b926731a2/)

Brno, South Moravia, Czech Republic

### [Digital Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/1beeecc1c25aeaa77c02/)

Brno, South Moravia, Czech Republic

### [Lead Digital Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/67d526814252054b1bdb/)

Brno, South Moravia, Czech Republic

### [Non-Volatile Memory (NVM) Architect](https://jobs.opennash.com/companies/on-semiconductor/jobs/33814d3186036f2df998/)

Brno, South Moravia, Czech Republic

## Similar jobs at other companies

### [SoC RTL Design Engineer (Up to Principal Level)](https://jobs.opennash.com/companies/qualcomm/jobs/8e1708f28b4c8073aff4/)

Qualcomm · Ho Chi Minh, Hồ Chí Minh, Vietnam

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

### [RTL Design(Security)-Staff](https://jobs.opennash.com/companies/qualcomm/jobs/bab679090ab0cd284fc2/)

Qualcomm · Bangalore, India

### [Internship - Synthesis & Timing/Area RTL Design Analysis (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/853d811521520b2540a8/)

Infineon Technologies · Munich

### [Senior ASIC RTL Design Engineer, AI Networking IP](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/e3ab0c0b4afd0db23dcb/)

Advanced Micro Devices (AMD) · OTTAWA, Canada

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)