[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All ON Semiconductor jobs](https://jobs.opennash.com/companies/on-semiconductor/) · [Search jobs](/search/) ON Semiconductor # SiC EPD Engineer Bucheon-si, Gyeonggi-do, Korea, Republic of Operations Listed on ON Semiconductor ’s official careers site. Posted August 13, 2026. Check that it is still open and apply there. [Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2506219) [OpenNash Jobs](https://jobs.opennash.com/) / [ON Semiconductor ](https://jobs.opennash.com/companies/on-semiconductor/) / SiC EPD Engineer ## Job description The Junior SiC EPD (Early Product Development) Engineer is a key technical role responsible for developing of new products on technologies within their development phase, identifying and addressing device and process weaknesses in early stages of manufacturing phase, advanced analysis and reduction of material and process related defects in SiC technologies, enabling high yield, cost competitiveness, and robust device performance for next-generation SiC power MOSFETs. This position requires expertise in device physics, process integration, TCAD simulation, and yield engineering, with the ability to lead complex technical problem-solving activities across cross‑functional teams. ## Responsibilities ### Key Responsibilities Plan, manage, and execute engineering lots and DOE activities, ensuring timely data generation and decision making. Perform yield analysis related to SiC material defects and fab‑induced defects, including epi‑related and process‑induced failures. Drive cost and yield analysis for SiC technologies, identifying major cost contributors and yield limiters. Provide technical support for production issues, including root‑cause analysis of yield and reliability excursions. Perform TCAD simulations to verify and optimize Silicon and SiC device technologies, including electrical performance and process sensitivity. Lead cost reduction and yield‑up initiatives through defect reduction, process optimization, and design/process co‑optimization. Conduct correlation analysis between PCM electrical data and in‑line process data to identify systematic issues and process sensitivities. Utilize layout tools (Cadence Virtuoso) to support device layout review, test structure definition, and design‑process interaction analysis. Collaborate closely with Device, Process, Yield, Reliability, Manufacturing, and external partners to ensure robust technology transfer and production sustainability. ## Qualifications ### Required Qualifications Bachelor’s degree or higher in Engineering (Electrical Engineering, Materials Science, Physics, Semiconductor Engineering, or related field). Understanding semiconductor material science and device physics, including semiconductor fabrication and electrical characterization principles. Experience in SiC or HV Silicon device/process development, yield engineering, or defect analysis. Analytical and problem‑solving skills with the ability to independently drive complex technical issues. Strong communication skills in English, both written and verbal, for global collaboration. Ability to work with an open mindset, actively communicate, and effectively share technical information across teams. ## At a glance - Posted by the employer: Aug 13, 2026 - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 66 days - Location: Bucheon-si, Gyeonggi-do, Korea, Republic of[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2506219) ## More jobs at ON Semiconductor ### [Junior Failure Analysis Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/a69a196fa62578ddbc9c/) Bucheon-si, Gyeonggi-do, Korea, Republic of ### [MGR Prin, Project](https://jobs.opennash.com/companies/on-semiconductor/jobs/3fa5b5ec16656fcd8cef/) Bucheon-si, Gyeonggi-do, Korea, Republic of ### [New Product Development Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/d2d27256ed3419f5fc95/) Bucheon-si, Gyeonggi-do, Korea, Republic of ### [Senior SiC EPD Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/9f9ca29cae8950395025/) Bucheon-si, Gyeonggi-do, Korea, Republic of ### [SiC Yield Enhancement Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/c8ab3e3c7ed6678713c4/) Bucheon-si, Gyeonggi-do, Korea, Republic of ## Similar jobs at other companies ### [Senior Staff Product Definition Engineer for Automotive SiC Chips and Discrete Product for Inverter (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/45bd91753a4ae6754954/) Infineon Technologies · Munich, Villach ### [SIC Intern International](https://jobs.opennash.com/companies/ge-healthcare-technologies/jobs/fcf9d6146773c63d26a9/) GE HealthCare Technologies · Budapest, Hungary ### [生産計画エンジニア（SIC Planning）｜Fab15とグローバルDRAM Networkをつなぐコントロールタワー/ PROBESIC SIC Planning Engineer](https://jobs.opennash.com/companies/micron-technology/jobs/3b9b4171dfa8d7f982a9/) Micron Technology · Japan ### [【東京/日野市】研究開発◇次世代半導体/SiC, GaNの研究開発／東証プライム上場のグローバルメーカー](https://jobs.opennash.com/companies/fuji-electric/jobs/401776e1705580f96748/) Fuji Electric OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)