[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All ON Semiconductor jobs](https://jobs.opennash.com/companies/on-semiconductor/) · [Search jobs](/search/)

ON Semiconductor 

# Senior Design Manager

Brno, South Moravia, Czech Republic Manager or lead Design 

Listed on ON Semiconductor ’s official careers site. Posted January 15, 2026. Check that it is still open and apply there.
[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2504360)

[OpenNash Jobs](https://jobs.opennash.com/) / [ON Semiconductor ](https://jobs.opennash.com/companies/on-semiconductor/) / Senior Design Manager

## Job description

We are seeking a highly capable Senior Analog Design Manager to lead the architecture, development, and delivery of complex analog and mixed-signal IP blocks. While the role is primarily analog-focused, candidates with experience in Non-Volatile Memory (NVM), OTP, or embedded memory architectures will be strongly preferred. This leader will guide multi-disciplinary teams across design, verification, layout, product engineering, and technology development to deliver high-quality IP across multiple technology nodes.

## Responsibilities

Lead design and development of analog/AMS IP such as: Voltage/current references (BGR), amplifiers, ADC/DAC interfaces High-voltage charge pumps/regulators (especially relevant to NVM/OTP) Oversee circuit architecture, modeling, top-level AMS integration, and corner/Monte Carlo analysis. Drive design reviews, spec ownership, performance validation, and silicon correlation.

### Ensure robust methodologies

Reliability analysis (EM, BTI, TDDB) Noise coupling/PSRR, transient/small-signal analysis ESD, latch-up, and layout-dependent effects Guide design flows for Verilog-A/AMS modeling and mixed-signal simulation (AMS, SPICE, FastSPICE). Manage end-to-end IP execution, from concept definition to tape-out and silicon bring-up. Own schedules, resource planning, risk management, and cross-team alignment. Ensure predictable and high-quality analog IP releases aligned with platform/product milestones.

Lead and mentor a team of analog/AMS designers. Foster collaborative culture, innovation, and continuous improvement. Drive clear accountability, decision-making, and results-oriented execution.

## Qualifications

Minimum 10 years of experience in analog or mixed-signal IC design, preferably in advanced technology nodes. Proven track record leading analog IP development through full lifecycle to production. Strong understanding of CMOS device physics, analog design fundamentals, and layout-sensitive effects. Experience managing and mentoring engineering teams (direct or matrix). Exposure to NVM/OTP memory IP or embedded memory analog subsystems.

Excellent execution discipline and ability to manage complex programs.

## At a glance
- Posted by the employer: Jan 15, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 276 days
- Location: Brno, South Moravia, Czech Republic[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2504360)

## More jobs at ON Semiconductor 

### [Analog Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/35a951aaf0a3b4085b6f/)

Brno, South Moravia, Czech Republic

### [Digital Design Director](https://jobs.opennash.com/companies/on-semiconductor/jobs/a582eb29c15b926731a2/)

Brno, South Moravia, Czech Republic

### [Digital Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/1beeecc1c25aeaa77c02/)

Brno, South Moravia, Czech Republic

### [Lead Digital Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/67d526814252054b1bdb/)

Brno, South Moravia, Czech Republic

### [Non-Volatile Memory (NVM) Architect](https://jobs.opennash.com/companies/on-semiconductor/jobs/33814d3186036f2df998/)

Brno, South Moravia, Czech Republic

## Similar jobs at other companies

### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/)

Sandisk 

### [Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/04c89e21c7a143aa3d7b/)

Sandisk 

### [Design Coordinator Toronto, Ontario Toronto, Ontario ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS Permanent](https://jobs.opennash.com/companies/vinci/jobs/476ec890fc2d12726742/)

VINCI · Toronto, Ontario

### [OT/IT engineering design, implementation and commissioning France France ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS](https://jobs.opennash.com/companies/vinci/jobs/ea1d7b9ec0eb919ddc37/)

VINCI · France

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)