[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All ON Semiconductor jobs](https://jobs.opennash.com/companies/on-semiconductor/) · [Search jobs](/search/) ON Semiconductor · Bangalore, Karnataka, India # Principal ASIC Design Engineer Bangalore, Karnataka, India Senior individual contributor Design Listed on ON Semiconductor ’s official careers site. Posted October 13, 2026. Check that it is still open and apply there. [Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2504389) [OpenNash Jobs](https://jobs.opennash.com/) / [ON Semiconductor ](https://jobs.opennash.com/companies/on-semiconductor/) / Principal ASIC Design Engineer ## Job description About onsemi onsemi (Nasdaq: ON) is a global leader in intelligent power and sensing technologies, driving innovation to build a safer, cleaner, and smarter world. With a strong focus on automotive, industrial, and AI data center markets, we are shaping the future of vehicle electrification, sustainable energy, and advanced automation. About the Treo Platform The newly launched Treo Platform is a cutting-edge analog and mixed-signal solution built on 65nm Bipolar-CMOS-DMOS (BCD) technology. Supporting voltage ranges from 1–90V and operating temperatures up to 175°C, Treo is engineered for high-performance applications in automotive, medical, industrial, and AI data centers. Its modular architecture simplifies design, reduces system costs, and accelerates time-to-market. All products are manufactured at our state-of-the-art 300mm fab in East Fishkill, NY. Your Role You would be working on a Sub-System of the Treo platform. We are seeking a seasoned Digital Design Expert to lead a Sub-System for the platform. This is a unique opportunity to shape the Sub-System of a transformative technology platform within a dynamic, global organization. ## Responsibilities ### Key Responsibilities Micro architect, implement and verify the digital Sub-System Interact with multiple cross functional teams on requirements and deliverables. Lead design and verification planning and ensure design testability Perform hands-on RTL coding and scripting for any automation. Ensure the IP meets the ASIL requirements. Drive innovation and standardization. What you need BE/ME in electronics or related technical field. At least 7 years of relevant experience in semiconductor product development. - Proven expertise in SoC architecture, IP selection, RTL design and verification - Strong grasp of digital design principles: FSMs, timing analysis, combinational/sequential logic - Proficiency in Verilog/System Verilog - Familiarity with tools: Lint, CDC, RDC, Design Compiler Experience with standard interfaces: APB, AHB, AXI, SPI, I2C, DMA Design techniques: pipelining, low latency, power optimization Experience writing high-quality technical documentation - Proficiency in scripting languages: Python, PERL Experience leading small projects - Ability to write specifications from high-level requirements Understanding of DFT, Functional Safety (FuSa) Should have good analytical skills for debug work needed during verification. ## Qualifications ### Preferred Qualifications Experience with AI-driven digital design tools Exposure to platform standardization and IP reuse strategies Why Join Us We create a diverse set of world-class products in a friendly and team-oriented atmosphere. We provide an environment of continual learning and growth opportunities and support volunteer and charitable programs. We offer competitive benefit package and a great place to work. You will be able to build up a career in a successful international company, and you can participate in interesting international projects. ## At a glance - Posted by the employer: Oct 13, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 100 days - Location: Bangalore, Karnataka, India[Apply on ON Semiconductor ’s careers site →](https://hctz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX_1001/job/2504389) ## More jobs at ON Semiconductor ### [ASIC / Digital Design Director of Engineering](https://jobs.opennash.com/companies/on-semiconductor/jobs/454fda817271433b227e/) Bangalore, Karnataka, India ### [Algorithm Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/e758c47161f9989c9b21/) Bangalore, Karnataka, India ### [Analog Design Engg - II](https://jobs.opennash.com/companies/on-semiconductor/jobs/d0cd0818ab568f6329d4/) Bangalore, Karnataka, India ### [Analog Staff Design Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/6d7b9137302f1649e869/) Bangalore, Karnataka, India ## Similar jobs at other companies ### [ASIC/FPGA Design Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/b9ebab233b8dca4884ac/) Qualcomm · Ottawa, Ontario, Canada ### [ASIC/FPGA Design Verification Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/f7cc8fb7b0460376d7d6/) Qualcomm · Ottawa, Ontario, Canada ### [Senior Principal ASIC Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/f83b2a9a4d5d1030cd00/) Astera Labs · Germany ### [Staff / Principal ASIC Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/5799595a0c35c9ad7f3d/) Astera Labs · Haifa, Tel Aviv ### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/) Sandisk OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)