[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NXP Semiconductors jobs](https://jobs.opennash.com/companies/nxp-semiconductors/) · [Search jobs](/search/) NXP Semiconductors · Noida # Senior Principal Engineer - IP Design Noida Senior individual contributor Design Listed on NXP Semiconductors’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there. [Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Noida/Senior-Principal-Engineer---IP-Verification_R-10063853) [OpenNash Jobs](https://jobs.opennash.com/) / [NXP Semiconductors](https://jobs.opennash.com/companies/nxp-semiconductors/) / Senior Principal Engineer - IP Design ## Job description Senior Principal Engineer - Digital Design ### Job Description Job Opportunity: Seeking highly motivated, energetic, team-oriented Individual Contributor driving roadmaps for Vision IP domain including complete IP portfolio, going deeper into logic design and architecting and developing Complex Vision IPs solutions. Working closely with experienced and motivated team of Global experts in Systems, SoC Design functions to address the design/architectural challenges in the context of the complex IP, algorithms and overall System level solutions. Work through a wide spectrum of skill from developing High level Specifications to actual design Implementation. ### Key Responsibilities Own and drive Roadmaps for complete IP domains portfolio within global R&D team. Perform benchmarks against other industry players and ensure differentiating features for our customer with high level of innovation. Architect and Design complex IP across a range of protocols required for Automotive Self Driving Vehicles (ADAS) both Vision and Radar, In-Vehicle networks, Gateway Systems, Fail Safe Subsystems (ASIL-D) etc. Own and Lead IP from Concept till IP Design and Development achieving final design performance in integrated system within aggressive, market driven schedules. Ensure quality adherence during all stages of the IP development cycle and carry out a thorough analysis of existing processes, recommend and implement the process improvements to ensure ‘Zero Defect’ designs and drive and mentor teams towards that. ### Key Skills Self-starter with 12-15 years of hands-on experience to Architect and Design complex IP design / Sub-system with minimal supervision. Custom Processing pipeline Designs with key image and signal processing functions like those needed for Vision processing. Experience in microcontroller architecture, Cache, protocols like AHB/AMBA,AXI. Extensive hands on knowledge of HDLs (Verilog/VHDL), Scripting languages (Perl, Tcl), C/C++ for hardware modeling. Understanding of end to end IP development flow including complex CDC, RDC constructs, IP Synthesis, DFT ATPG coverage. Have worked on Testbench and Testplan development closely with the verification team. Hands on work on pre silicon validation using FPGA/Emulation Board would be a significant added advantage. Key Soft Skills Proficient skills in both written and verbal communication. Can articulate well. Has a sense of Ownership and engages everyone with Trust and Respect. Should demonstrate Emotional Intelligence and Leadership values with ability to work well as a part of team both local and remote or multisite. More information about NXP in India... #LI-2734 ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 12, 2026 - Last checked: Oct 19, 2026 - Listed for: 7 days - Location: Noida[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Noida/Senior-Principal-Engineer---IP-Verification_R-10063853) ## More jobs at NXP Semiconductors ### [Digital IP Design - Senior Lead Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/b983db61f4e933bc9354/) Noida ### [Linux and UNIX Architect / SME](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/33325474ea51f2ca27d3/) Noida ### [Physical Design Methodology Lead](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/74f8ba4830a32a756aca/) Noida ### [Principal Analog Design Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/ccb88d9fce7333957edf/) Noida ### [Principal Board Solutions Design Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/249788e4c52bb5163890/) Noida ## Similar jobs at other companies ### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/) Sandisk ### [Principal Mask Design Engineer](https://jobs.opennash.com/companies/sandisk/jobs/82554c377b8c4f46d335/) Sandisk ### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/) Microsoft · India, Karnataka, Bangalore ### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/) Qualcomm · Bangalore, India ### [Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)](https://jobs.opennash.com/companies/qualcomm/jobs/1fd1ae44127e47ec80dd/) Qualcomm · Bangalore, India OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)