[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NXP Semiconductors jobs](https://jobs.opennash.com/companies/nxp-semiconductors/) · [Search jobs](/search/)

NXP Semiconductors · Bangalore

# Sr.Principal Digital IP Engineer

Bangalore Senior individual contributor Operations 

Listed on NXP Semiconductors’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there.
[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/IP-Design-Engineer_R-10063815)

[OpenNash Jobs](https://jobs.opennash.com/) / [NXP Semiconductors](https://jobs.opennash.com/companies/nxp-semiconductors/) / Sr.Principal Digital IP Engineer

## Job description

In this role, you will be responsible for developing high-quality, reusable IPs for SoC/subsystem integration and driving designs from concept through silicon. This position offers an opportunity to work on cutting-edge semiconductor technologies and collaborate with global cross-functional teams.

### Key responsibilities
- Work with architecture teams and put up the micro-architecture based on the IP requirements Develop RTL using Verilog/SystemVerilog/VHDL based on micro-architectural specifications
- Optimize designs for power, performance, and area
- Perform design checks such as Lint, CDC, synthesis, and STA Drive bug fixing and closure
- Support design reviews and sign-off processes
- Collaborate with verification teams on test plans and coverage closure Required skills
- Strong experience in RTL design (Verilog/SystemVerilog/VHDL)
- Solid understanding of SoC/IP design and integration Hands-on experience with: Lint, CDC, synthesis, timing analysis Experience in Low-power design techniques Preferred skills Experience in full-cycle IP/SoC development Exposure to formal verification or low-power flows Experience with post-silicon validation and bring-up More information about NXP in India... #LI-29f4

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 7 days
- Location: Bangalore[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/IP-Design-Engineer_R-10063815)

## More jobs at NXP Semiconductors

### [Automotive Embedded Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/0d16415e9611ae03a309/)

Bangalore

### [DSP Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/8ad20869aab3cbc2c162/)

Bangalore

### [Lead DSP Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/9e6d2618ae57cf6385ad/)

Bangalore

### [Lead PDN/EMIR Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/0e423cbf81f024127fb2/)

Bangalore

### [Lead STA Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/d4d9a701b1f9d0bfa39a/)

Bangalore

## Similar jobs at other companies

### [Principal Digital Engineer or Sr. Principal Digital Engineer](https://jobs.opennash.com/companies/northrop-grumman/jobs/15ede2007bc4f3b191db/)

Northrop Grumman 

### [Principal, Platform Engineering - Digital Integration](https://jobs.opennash.com/companies/cargill/jobs/03eb72d5576ff3ac36c4/)

Cargill · Bengaluru, India

### [Principal/ Sr Principal Digital Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/55bf35544b196196cda9/)

Astera Labs · Taiwan

### [Principal/ Sr.Principal Digital Design Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/4c86e245b94b0b37992d/)

Astera Labs · San Jose

### [Principal (Senior) Digital Engineer](https://jobs.opennash.com/companies/danaher/jobs/8dcd1a274f18164edee8/)

Danaher · Shanghai, China

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)