[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NXP Semiconductors jobs](https://jobs.opennash.com/companies/nxp-semiconductors/) · [Search jobs](/search/) NXP Semiconductors · Bangalore # Senior Lead Engineer - IP Design Bangalore Manager or lead Design Listed on NXP Semiconductors’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there. [Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/Senior-Lead-Engineer---IP-Design_R-10063536-1) [OpenNash Jobs](https://jobs.opennash.com/) / [NXP Semiconductors](https://jobs.opennash.com/companies/nxp-semiconductors/) / Senior Lead Engineer - IP Design ## Job description ### Job Opportunity Seeking highly motivated, energetic, team-oriented person driving roadmaps for IP / Subsystem domain including complete IP portfolio, going deeper into logic design and architecting and developing Complex IPs / Subsystems solutions. Working closely with experienced and motivated team of Global experts in Systems, SoC Design functions to lead or address the design/architectural challenges in the context of the complex IP and overall System level solutions. Work through a wide spectrum of skill from developing High level Specifications to actual design Implementation. ### Key Responsibilities Own and drive Roadmaps for complete IP / Subsystem domains portfolio within global R&D team. Perform benchmarks against other industry players and ensure differentiating features for our customer with high level of innovation. Architect and Design complex IP and Subsystems across a range of protocols required for Edge processing and Automotive Self Driving Vehicles, In-Vehicle experience, Gateway Systems, Fail Safe Subsystems (ASIL-D) etc. Own, Lead an Drive IP / Subsystem from Concept till IP Design and Development achieving final design performance in integrated system within aggressive, market driven schedules. Ensure quality adherence during all stages of the IP development cycle and carry out a thorough analysis of existing processes, recommend and implement the process improvements to ensure ‘Zero Defect’ designs and drive and mentor teams towards that. Own and Drive global IP design methodologies across sites with global stakeholders. ### Key Skills Self starter with 8 to 12 years of experience to Architect and Design complex IP design / Sub-system with minimal supervision. Experience in High Speed Serial protocols and associated high speed challenges on controller and PHY for PCIe, Ethernet & Serdes Understanding of key External Memory interface protocols including DDR4 / LPDDR4, QuadSPI Flash interfaces. Experience in microcontroller architecture, bus protocols like AHB/AMBA,AXI. Extensive hands on knowledge of HDLs (Verilog/VHDL), Scripting languages (Perl, Tcl), C/C++ for hardware modeling. Understanding of end to end IP development flow including complex CDC, RDC constructs, IP Synthesis, DFT ATPG coverage. Have worked on Testbench and Testplan development closely with the verification team. Hands on work on pre silicon validation using FPGA/Emulation Board would be a significant added advantage. Key Soft Skills Proficient skills in both written and verbal communication. Can articulate well. Has a sense of Ownership and engages everyone with Trust and Respect. Should demonstrate Emotional Intelligence and Leadership values with ability to work well as a part of team both local and remote or multisite. More information about NXP in India... #LI-2734 ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 12, 2026 - Last checked: Oct 19, 2026 - Listed for: 7 days - Location: Bangalore[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/Senior-Lead-Engineer---IP-Design_R-10063536-1) ## More jobs at NXP Semiconductors ### [AI/ML driven ASIC Design and Implementation Automation Lead Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/f8c7907d324630f71679/) Bangalore ### [AI/ML driven ASIC Design and Implementation Principal Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/b87e54657b568c2f9d01/) Bangalore ### [Digital Design Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/e18c944b69ab71cb843f/) Bangalore ### [Lead I/O Design Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/8732c23fa6a45e540d54/) Bangalore ## Similar jobs at other companies ### [Staff Engineer Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/1d83df347a71cda38084/) Infineon Technologies · Bangalore ### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/) Sandisk ### [Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/04c89e21c7a143aa3d7b/) Sandisk ### [Electrical Design Engineer - Substation Bengaluru, Karnataka Bengaluru, Karnataka ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS Permanent](https://jobs.opennash.com/companies/vinci/jobs/226b30542f183b716535/) VINCI · Bengaluru, Karnataka OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)