[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NXP Semiconductors jobs](https://jobs.opennash.com/companies/nxp-semiconductors/) · [Search jobs](/search/)

NXP Semiconductors · Pune

# Senior Principal Engineer SoC Design

Pune Senior individual contributor Design 

Listed on NXP Semiconductors’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there.
[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Pune/Senior-Principal-Engineer-SoC-Design_R-10064854)

[OpenNash Jobs](https://jobs.opennash.com/) / [NXP Semiconductors](https://jobs.opennash.com/companies/nxp-semiconductors/) / Senior Principal Engineer SoC Design

## Job description

### Summary

We are seeking a highly experienced System-on-Chip (SoC) Designer with 15+ years of expertise to lead architecture and design of advanced SoCs for embedded applications. The ideal candidate will have strong experience in ARM-based microcontrollers, low-power design techniques, and proficiency with multiple interfaces and security IPs. This is a hands-on role requiring deep technical expertise and collaboration in a fast-paced environment.

### Key Responsibilities

Define and drive SoC architecture, including CPU subsystems, interconnects, and memory hierarchy.

### Hands-on design work

RTL coding, debugging, and design reviews. Lead RTL design, verification, and synthesis for complex SoCs. Collaborate with cross-functional teams for hardware/software integration. Mentor technical teams and guide design best practices. Ensure PPA optimization and compliance with industry standards.

### Required Qualifications

Experience: 15+ years in SoC design and architecture with successful tape-outs of multiple SoCs.

### Technical Skills

Strong expertise in ARM-based microcontrollers and SoC integration. Proficiency in RTL (Verilog/SystemVerilog), synthesis, timing closure. Comfortable working with Synthesis/STA/Physical Design/Package teams during SoC design Familiarity with EDA tools (Synopsys, Cadence). Deep knowledge of low-power design techniques.

### Experience with multiple interfaces

SPI, I²C, UART, USB, PCIe, Ethernet, CAN, eSPI. Knowledge of Flash memory integration. Additional experience with cryptographic accelerators or security IPs. Familiarity with common Analog IPs used in microcontroller design (e.g., ADC, DAC, PLLs, LDOs).

### Soft Skills

Comfortable working in a fast-paced environment. Strong team player with excellent communication skills.

### Education

Bachelors or Master’s in Microelectronics, Electronics, Electrical Engineering More information about NXP in India... #LI-2734

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 7 days
- Location: Pune[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Pune/Senior-Principal-Engineer-SoC-Design_R-10064854)

## More jobs at NXP Semiconductors

### [Design Verification Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/09a2a03ee74bfec61a6e/)

Pune

### [Lead Design Engineer, SoC Design](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/80590fef0c7437d90383/)

Pune

### [Lead Engineer - SoC Design Verification](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/a49922657925154ecd22/)

Pune

### [Physical Design Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/8f3dd2fc831b7c8fa75f/)

Pune

### [Principal Analog Design Lead - MCU](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/69b9de044fe59c33afaa/)

Pune

## Similar jobs at other companies

### [SoC Design Implementation Engineer (Up to Principal Level)](https://jobs.opennash.com/companies/qualcomm/jobs/0d64d20c8f0296e2bb0e/)

Qualcomm · Ho Chi Minh, Hồ Chí Minh, Vietnam

### [SoC Design Verification Engineer (Up to Principal Level)](https://jobs.opennash.com/companies/qualcomm/jobs/07fc1a63fb397059f4c8/)

Qualcomm · Ho Chi Minh, Hồ Chí Minh, Vietnam

### [Principal SOC Performance Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/4978befbe1d83beb7e57/)

Microsoft · India, Karnataka, Bangalore

### [SoC design and integration engineer](https://jobs.opennash.com/companies/mediatek/jobs/340421209a64fa4f7c2f/)

MediaTek · HsinChu

### [Principal VLSI Design Engineer, Datapath Design Expert](https://jobs.opennash.com/companies/sandisk/jobs/29d656d770125294c246/)

Sandisk 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)