[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NXP Semiconductors jobs](https://jobs.opennash.com/companies/nxp-semiconductors/) · [Search jobs](/search/)

NXP Semiconductors · Bangalore

# Lead PDN/EMIR Engineer

Bangalore Manager or lead Operations 

Listed on NXP Semiconductors’s official careers site. Posted September 26, 2026. Check that it is still open and apply there.
[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/Lead-PDN-EMIR-Engineer_R-10066221)

[OpenNash Jobs](https://jobs.opennash.com/) / [NXP Semiconductors](https://jobs.opennash.com/companies/nxp-semiconductors/) / Lead PDN/EMIR Engineer

## Job description

### Required Qualifications

B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field. 8+ years of experience in Physical Design, Power Integrity, or Signoff.

### Key Responsibilities

Technical Skills: Own full-chip and subsystem-level PDN signoff for complex SoCs. Define PDN signoff criteria across project milestones. Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes. Lead package-aware IR/EM analysis and chip-package co-optimization. Define and review power grid architecture, bump planning, power switch strategy, and decap methodology. Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.

Methodology & Innovation Develop next-generation PDN signoff methodologies. Automate PDN flows using TCL/Python/Shell. Improve runtime, capacity, dashboarding, and regression infrastructure. Collaborate with EDA vendors (Ansys/Cadence/Synopsys) for feature enhancements and tool debug. Establish best practices and reusable signoff frameworks across projects. Cross-Functional Collaboration Work closely with Physical Design teams to drive PDN-aware floorplanning, placement, routing, and ECO solutions.

Partner with DFT teams to optimize pattern power and capture-mode reliability. Collaborate with Package and Thermal teams on package RLC optimization and thermal correlation. Support silicon bring-up, debug, and correlation of pre-silicon versus post-silicon measurements. Project Execution Provide technical risk assessment and mitigation plans. Drive closure of critical PDN hotspots with minimal PPA impact. Present signoff status to management and project stakeholders.

Ensure on-time delivery for tapeout milestones. Lead reviews for high-risk blocks and top-level integrations. People Leadership Mentor engineers and PDN owners across multiple projects. Define training content and technical roadmaps for the team. Lead technical reviews and establish signoff governance. Influence organizational PDN strategy and future technology direction. #LI-DNI

## At a glance
- Posted by the employer: Sep 26, 2026
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 23 days
- Location: Bangalore[Apply on NXP Semiconductors’s careers site →](https://nxp.wd3.myworkdayjobs.com/careers/job/Bangalore/Lead-PDN-EMIR-Engineer_R-10066221)

## More jobs at NXP Semiconductors

### [Automotive Embedded Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/0d16415e9611ae03a309/)

Bangalore

### [DSP Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/8ad20869aab3cbc2c162/)

Bangalore

### [Lead DSP Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/9e6d2618ae57cf6385ad/)

Bangalore

### [Lead STA Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/d4d9a701b1f9d0bfa39a/)

Bangalore

### [Lead Validation Engineer (UWB)](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/7094b542acedd074a6ae/)

Bangalore

## Similar jobs at other companies

### [NPU EMIR (PDN) Signoff Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/5624e527a5fdf3b2c7dc/)

Qualcomm · Bangalore, India

### [Power Integrity Design Engineer – PDN / EMIR - Cork, Ireland](https://jobs.opennash.com/companies/qualcomm/jobs/c04b8f138e447d9f0fa2/)

Qualcomm · Cork, Ireland

### [3D IC Solutions Engineer – Power, EMIR and Reliability](https://jobs.opennash.com/companies/siemens/jobs/2296378512b74ea3cd4f/)

Siemens 

### [データセンター、AIサーバーの電源供給ネットワーク（PDN）に関する電子部品を活用した新たな電子部品ソリューションの設計、仕様検討、社内外パートナーとのプロセス構築。](https://jobs.opennash.com/companies/kyocera/jobs/95795d5554eaaff96833/)

Kyocera 

### [Staff Physical Design Engineer - SoC EMIR Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/83d695a914e907abe2aa/)

Astera Labs · Tel Aviv

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)