[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · Santa Clara, CA

# Senior High-Speed IO Validation Engineer

US, CA, Santa Clara Senior individual contributor Operations 

Listed on NVIDIA’s official careers site. Posted October 16, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-High-Speed-IO-Validation-Engineer_JR2001888)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior High-Speed IO Validation Engineer

## Job description

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world.

This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. We are now looking for a Senior High-Speed IO (HSIO) Validation Engineer!

### What you will be doing

Own HSIO (PCIe/NVLink) validation of products from start to finish including test plan development, automation, design for validation requirements, resource planning, coverage metrics, test execution, bug resolution, and release to production. Coordinate with internal and external logic design, circuit design, board design, Simulation, diagnostics, firmware, driver, and marketing teams in different time zones, to ensure our products HSIO subsystem is specification compliant and tuned for optimal workload performance, and to drive the system into production.

Assist in the bring-up of new hardware and solving tough system and board level issues with a focus on HSIO at a system level. Participate in reviewing board schematics, PCB layouts, and making design and component suggestions. Ensure interoperability with connected devices and system components in sophisticated interconnect topologies. Solve complex hardware and software HSIO issues at the system level on GPU accelerated computing platforms.

Provide engineering support for manufacturing in both NPI and MP stages of production.

### What We Need to See

Ability to work on site in hardware lab environment 5 days a week in HQ BSEE or BSCE or equivalent experience 6+ years or more of experience in HSIO validation In-depth understanding of the HSIO protocol (such as PCI Express, Infiniband, Ethernet), specification, and its operation at a system level. Experienced in the operation of logic and protocol analyzer, and protocol exercisers. Good knowledge of lab equipment (DSOs, BERT, Protocol/Logic analyzers) and Hands-on Post-Si bring up, functional validation, debug, and tuning of HSIO interfaces (such as PCI Express, Infiniband, Ethernet).

Outstanding verbal and written communication skills. Proficient in collaborating across teams and suppliers to deliver quality products on tight schedules. Understanding of computing architectures. Coding experience with scripting languages such as Python.

### Ways to stand out from the crowd

Demonstrable experience in PCI Express physical layer and debugging LTSSM failures; familiarity with data link layer and transaction layer. In depth understanding of PCI Express (or similar) protocol and characterization/validation methods in post-silicon environment Excellent knowledge of Signal integrity concepts, Silicon characteristics and high speed/SERDES functional validation Experience with datacenter products including system management, security, networking, and storage.

Background with x86/Arm server architectures and accelerated GPU computing. NVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most forward-thinking and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 258,750 USD for Level 4, and 200,000 USD - 322,000 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until September 8, 2026. This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

## At a glance
- Posted by the employer: Oct 16, 2026
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 20, 2026
- Listed for: 7 days
- Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-High-Speed-IO-Validation-Engineer_JR2001888)

## More jobs at NVIDIA

### [ASIC Clocks Verification Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/634d881f29a7a2632449/)

US, CA, Santa Clara

### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/52c13f6335fb98e58de1/)

US, CA, Santa Clara

### [ASIC Verification Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/9d98fd56c400ae295ad5/)

US, CA, Santa Clara

### [ATE Test Development Engineer](https://jobs.opennash.com/companies/nvidia/jobs/bca8e15f7545d3c56e87/)

US, CA, Santa Clara

## Similar jobs at other companies

### [High-speed Electrical/Optical Post-Silicon Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/593b5252e7099d717575/)

Qualcomm · San Diego, California, United States of America

### [ASIC/RTL Design Engineer for High-speed Interfaces](https://jobs.opennash.com/companies/qualcomm/jobs/c7c4165f56c898fdbb22/)

Qualcomm · San Diego, California, United States of America

### [Staff Application Engineer – High-Speed Interfaces & System Validation](https://jobs.opennash.com/companies/renesas-electronics/jobs/3313d7308a13b11913b0/)

Renesas Electronics · San Jose, CALIFORNIA, United States

### [Post Silicon High-Speed I/O Validation Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/fccb900bc87db5fdad25/)

Advanced Micro Devices (AMD) · Austin, Texas

### [Tech Domain Program Manager - High Speed Systems](https://jobs.opennash.com/companies/lockheed-martin/jobs/63d71c10d0824dfb556a/)

Lockheed Martin · Sunnyvale, CA, Moorestown, NJ, King of Prussia, PA, Highlands Ranch, CO, Colorado Springs

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
