[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · India, Bengaluru # Senior Verification Engineer, Memory Subsystem India, Bengaluru Senior individual contributor Operations Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer--Memory-Subsystem_JR2016842) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Verification Engineer, Memory Subsystem ## Job description NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world! ### What you’ll be doing Responsible for verifying the ASIC design, architecture and micro-architecture using advanced verification methodologies. Expected to understand the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design. Come up with test plans, tests and verification infrastructure for complex IPs/sub-systems. Responsible for performance and deadlock verification of the GPU memory subsystem unit. Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology. Perform functional coverage driven verification closure. Working with architects, designers, and pre and post silicon verification teams to accomplish your tasks. ### What we need to see B.Tech./ M.Tech. with 4+ years of relevant experience Experience in verification of complex IPs/units and sub-systems Verification experience using random stimulus along with functional coverage and assertion-based verification methodologies Expertise in Verilog Knowledge in SystemVerilog or similar HVL Familiarity with verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug Ways to stand out from the crowd: Experience in memory subsystem or network interconnect IP verification Good debugging and analytical skills Scripting knowledge (Python/Perl/shell) Good communication skills & dream to work as a great teammate With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. #LI-Hybrid ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 20, 2026 - Listed for: 102 days - Location: India, Bengaluru[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-Verification-Engineer--Memory-Subsystem_JR2016842) ## More jobs at NVIDIA ### [ASIC CAD Engineer, Clocks Methodology](https://jobs.opennash.com/companies/nvidia/jobs/7e0f948ddd5a0695fb53/) India, Bengaluru ### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/00f9e5d67b16d16b34ee/) India, Bengaluru ### [ASIC Verification Engineer - Clocks](https://jobs.opennash.com/companies/nvidia/jobs/e7fd47918ff9c925f350/) India, Bengaluru ## Similar jobs at other companies ### [Design Verification Engineer — Memory Subsystem (Vancouver)](https://jobs.opennash.com/companies/qualcomm/jobs/41aeaaae7a0c3926967d/) Qualcomm · Vancouver, British Columbia, Canada ### [Senior Staff Engineer Memory Macro Design and Architecture Verification (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/baacd5f92cdea5a86822/) Infineon Technologies · Munich ### [Senior Functional Verification Engineer (Memory Subsystem)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/e86f87a3e39ba93a86b7/) Advanced Micro Devices (AMD) · Hyderabad, India ### [Staff/Principal Functional Verification Engineer (Memory Subsystem)](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/681ef446217f7c192972/) Advanced Micro Devices (AMD) · Hyderabad, India ### [FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)](https://jobs.opennash.com/companies/qualcomm/jobs/c14222ff6c31a736d8ee/) Qualcomm · Markham, Ontario, Canada [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)