[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Multiple locations # Senior Mixed Signal Design Engineer Multiple locations Senior individual contributor Design Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Mixed-Signal-Design-Engineer_JR2015016) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Mixed Signal Design Engineer ## Job description We are looking for a Senior Mixed-Signal/Analog/IO Circuit Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling challenge high-speed memory interface designs. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. ### What you'll be doing Mixed-Signal/Analog circuit design for High Speed Memory I/O Interfaces - Solve challenge of circuit designs in deep submicron CMOS FinFET processes - Take designs through productization and be involved in all stages of development - Work with multi-functional teams to optimize the designs What we need to see: Advanced High-Speed Design Expertise: 5+ years of proven experience in high-speed memory (LPDDR, DDR, GDDR, HBM) or SerDes design, underpinned by a BSEE or MSEE and a deep understanding of system-level timing budgets and specifications. ### FinFET Circuit Mastery In-depth technical command of deep submicron CMOS FinFET processes, with the ability to navigate complex circuit design challenges and implementation nuances. ### Reliability & Physical Integrity Comprehensive knowledge of device reliability, ESD, and Latch-Up requirements, including the ability to supervise layout development to ensure strict adherence to these critical rules. ### Full-Flow Tool Proficiency Expert-level command of Cadence custom design environments and industry-standard simulators (Hspice, XA, FineSim, Spectre), with a working knowledge of Verilog, Nanotime, or Matlab. ### Silicon-to-System Perspective Ability to bridge the gap between die and system, offering insights into package substrate design, board-level constraints, and Power Delivery Network (PDN) analysis. ### Collaborative Leadership A proactive teammate with strong interpersonal skills, capable of mentoring junior engineers and performing hands-on validation using high-end lab test and measurement equipment. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 20, 2026 - Listed for: 102 days - Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Taiwan-Taipei/Senior-Mixed-Signal-Design-Engineer_JR2015016) ## More jobs at NVIDIA ### [ASIC Design Engineer – Clocks IP](https://jobs.opennash.com/companies/nvidia/jobs/9c7f63d0b4ece0c46f2e/) ### [ASIC Design and STA Engineer](https://jobs.opennash.com/companies/nvidia/jobs/55a504616b4142dab9f9/) ### [ASIC Physical Design Engineer, Netlisting - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/12d0ec2853f1556297c8/) ### [Applied Agentic AI Lead, Partner Co-Design](https://jobs.opennash.com/companies/nvidia/jobs/e14889671d03dda7e34a/) ### [Board Design Engineer, NVLINK](https://jobs.opennash.com/companies/nvidia/jobs/316883757a3d5bae28f7/) ## Similar jobs at other companies ### [Mixed Signal Design Verification Engineer](https://jobs.opennash.com/companies/intel/jobs/af8004ba66baa3586799/) Intel ### [Associate Mixed Signal Design Engineer](https://jobs.opennash.com/companies/analog-devices/jobs/97ed1d3dfa50d16c7567/) Analog Devices ### [Principal Mixed-Signal/Analog Design Engineer - Power/ATE](https://jobs.opennash.com/companies/analog-devices/jobs/593772d77f43ec1ba55d/) Analog Devices ### [Senior Staff Engineer Analog Mixed-Signal Design - Optical](https://jobs.opennash.com/companies/marvell-technology/jobs/ceb8e6b5ed52e18cd9b9/) Marvell Technology ### [Analog and Mixed Signal Design Engineer](https://jobs.opennash.com/companies/broadcom/jobs/2e8eba68a43b90a63be9/) Broadcom OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)