[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · India, Bengaluru

# DFT Engineer - Hardware

India, Bengaluru Operations 

Listed on NVIDIA’s official careers site. Posted October 9, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/DFT-Engineer---Hardware_JR2018054)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / DFT Engineer - Hardware

## Job description

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. Make the choice to join us today. NVIDIA is an equal opportunity employer.

Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips. We are looking for a DFT Engineer.

### What you'll be doing

As a member in our team, you will be responsible for end-to-end DFT from RTL design to Gate level scan insertion to Verification (including JTAG, boundary scan, security mechanisms, and test clocking—across various test modes, including multiple ATPG configurations) to silicon bring-up. Your responsibility will also include verification and silicon bringup of Scan ATPG and other DFT features. In addition, you will help develop and deploy DFT methodologies for our next generation products.

Be apart of innovation to strive improve the quality of DFT methods. You will also need to work with multi-functional teams to incorporate DFT features into the chip. Occasional travel and also some late hours online meetings involved during critical milestones.

### What we need to see

BSEE or MSEE from reputed institutions or equivalent experience with 2+ years of experience You should be well versed with static timing Analysis, ECO, ASIC/Logic Design Flow, HDL and Digital logic design. Experience in RTL and Gates verification and simulation. You need to be familiar with BIST architecture and JTAG/IEEE1149.1/IEEE1500. Strong DFT knowledge in Scan ATPG, compression techniques and memory test. Strong analytical and problem solving skills with good scripting knowledge (either Perl / Python) #LI-Hybrid

## At a glance
- Posted by the employer: Oct 9, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: India, Bengaluru[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/DFT-Engineer---Hardware_JR2018054)

## More jobs at NVIDIA

### [ASIC CAD Engineer, Clocks Methodology](https://jobs.opennash.com/companies/nvidia/jobs/7e0f948ddd5a0695fb53/)

India, Bengaluru

### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/00f9e5d67b16d16b34ee/)

India, Bengaluru

### [ASIC Verification Engineer - Clocks](https://jobs.opennash.com/companies/nvidia/jobs/e7fd47918ff9c925f350/)

India, Bengaluru

## Similar jobs at other companies

### [DFT Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/476a0f5dc693fa809de3/)

Qualcomm · Bangalore, India

### [Senior Engineer - DFT](https://jobs.opennash.com/companies/qualcomm/jobs/603449b2baa287286843/)

Qualcomm · Bangalore, India

### [Senior Staff Engineer - DFT](https://jobs.opennash.com/companies/infineon-technologies/jobs/5702acfeb94ca275a2dc/)

Infineon Technologies · Bangalore

### [Staff Engineer DFT](https://jobs.opennash.com/companies/infineon-technologies/jobs/899d0b5e78dad03ff830/)

Infineon Technologies · Ho Chi Minh City

### [Lead Hardware Engineer - DFT IP R&D](https://jobs.opennash.com/companies/cadence-design/jobs/4796a984415ac3cab23a/)

Cadence Design 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)