[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · India, Bengaluru # Senior GPU Floorplan Design Engineer India, Bengaluru Senior individual contributor Design Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-GPU-Floorplan-Design-Engineer_JR2020167) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior GPU Floorplan Design Engineer ## Job description NVIDIA is seeking a talented GPU Floorplan design Engineer to design and implement the world’s leading GPU's as part of completely new team being built in Bangalore. This role sits at the intersection of architecture, RTL, performance analysis, and physical design, with a strong focus on path forward, early planning, feasibility studies, and physical trade-off exploration. This position offers you a unique opportunity to craft and to influence the design and development of the next generation GPU, allowing you to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. ### What you will be doing Working with architects, design leads, physical design leads and package leads, you will develop and to craft and optimize floorplans during early chip development. Drive the area review process and collaborate with the ASIC design team to identify area, interconnect and floorplan improvement opportunities. Solve timing and routing congestion issues with physical and ASIC design teams by influencing early design and physical implementation decisions. You will build tools and improve existing infrastructure to optimize chip area and speed of execution. ### What we need to see B.Tech./ M.Tech. with 5+ years of experience in floorplan, SOC planning, ASIC Physical design or related roles. A deep hardware engineering background with a concentration in VLSI and/or Computer Architecture. Hands-on experience with chip-level or subsystem-level floorplanning and physical planning Solid understanding of timing, congestion, power distribution, and physical constraints Experience in Verilog, System Verilog or similar HVL. Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, packaging, P&R and timing closure. Strong communication and interpersonal skills and ability & desire to work as a great teammate should be displayed in your interview. Python, Perl and C/C++ programming language experience. ### Ways to stand out from the crowd Experience in driving development of large scale ASIC floorplan is a huge plus. NVIDIA is widely considered to be one of the technology world’s most desirable employers. Our products are leading the way with groundbreaking developments in Artificial Intelligence, Autonomous Driving, High-Performance Computing and Visualization. We have some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you. #LI-Hybrid ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 20, 2026 - Listed for: 102 days - Location: India, Bengaluru[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-GPU-Floorplan-Design-Engineer_JR2020167) ## More jobs at NVIDIA ### [ASIC Design Engineer - Performance Monitoring](https://jobs.opennash.com/companies/nvidia/jobs/38e6b97e1fec7e042bff/) India, Bengaluru ### [CAD Layout Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/e89ad76c81ba7379572d/) India, Bengaluru ### [Memory Mask Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/0e280a10d2d72e4217eb/) India, Bengaluru ### [Senior ASIC Design Engineer - NOC IP](https://jobs.opennash.com/companies/nvidia/jobs/09d13e4cb4e316564c25/) India, Bengaluru ### [Senior ASIC Design Engineer - XBAR IP](https://jobs.opennash.com/companies/nvidia/jobs/755888e676dc55a85b20/) India, Bengaluru ## Similar jobs at other companies ### [GPU (RTL) Design - Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3d66e49ab10d1b9af570/) Qualcomm · Bangalore, India ### [Fullchip Floorplan Physical Design Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/dc9ef50ed2101ac7f5b4/) Advanced Micro Devices (AMD) · MARKHAM, Canada ### [Lead Full Chip Floorplan Design Engineer](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/401a0a0341588630b74e/) Advanced Micro Devices (AMD) · Bangalore, India ### [GPU Design Verification Engineer](https://jobs.opennash.com/companies/intel/jobs/89dbb37da1844fe2847d/) Intel OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)