[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · China, Shanghai

# ASIC Design and Verification Intern, SOC - 2027

China, Shanghai Early career Design 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/ASIC-Design-and-Verification-Intern--SOC---2027_JR2024860)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / ASIC Design and Verification Intern, SOC - 2027

## Job description

The NVIDIA SOC group is looking for ASIC Design and Verification Interns to join the SysASIC and Clock teams. In this position, you will participate in the design and verification of complex reset/fuse/ism/sysctrl/boot and clock-related logic for latest NVIDIA products. You will work closely with global teams across Architecture, ASIC Design, Verification, DFT, Physical Design, Firmware, and Software.

### What You’ll Be Doing

Participate in RTL design and verification of SysASIC and clock-related IPs Develop and debug Verilog/SystemVerilog RTL, testbenches, assertions, and simulation regressions. Analyze and resolve issues from simulation, formal verification, lint, CDC/RDC, synthesis, STA, and gate-level verification. Collaborate with cross-functional teams to improve design quality, verification coverage, and development efficiency. Develop scripts, automation tools and AI agent to improve design and verification flows.

### What We Need to See

Pursuing a BS/MS degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field. Understanding of digital logic design and front-end ASIC development flow, including RTL design, simulation, synthesis, STA, lint, and CDC/RDC. Familiarity with clocking concepts, such as clock gating, clock-domain crossing, reset synchronization, PLLs, and timing fundamentals. Proficiency in Verilog and/or SystemVerilog; knowledge of UVM, SVA, or functional coverage is a plus.

Familiarity with formal verification concepts and tools, including property specification, assertion-based verification (SVA), equivalence checking, or formal property verification Experience with Python, Perl, Tcl, shell scripting, C, or C++ is preferred. Familiarity with Linux development environments and common EDA tools. Strong analytical and debugging skills, attention to detail, and willingness to learn. Good English communication skills and the ability to work effectively in a global team.

### Ways to Stand Out from the Crowd

Experience through coursework, projects, or internships in RTL design, ASIC verification, Formal Verification, SOC integration, clocking, low-power design, or FPGA development. Hands-on experience with UVM, assertions, functional coverage, CDC/RDC verification, STA, or gate-level simulation. Experience developing automation tools or applying AI-assisted methods to design and verification workflows.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 20, 2026
- Listed for: 7 days
- Location: China, Shanghai[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/ASIC-Design-and-Verification-Intern--SOC---2027_JR2024860)

## More jobs at NVIDIA

### [ASIC Design Engineer, Clocks](https://jobs.opennash.com/companies/nvidia/jobs/bba710d2899935021389/)

China, Shanghai

### [ASIC Engineering Intern, Networking Chip Design - 2027](https://jobs.opennash.com/companies/nvidia/jobs/3aa5cff2c3757b77e047/)

China, Shanghai

### [ASIC Physical Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/e9748c0389d184886001/)

China, Shanghai

### [ASIC Physical Design Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/425b0f972c552cb0a5ba/)

China, Shanghai

### [ASIC TOP Floorplan Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/0aa75f5fe5e602607602/)

China, Shanghai

## Similar jobs at other companies

### [Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience](https://jobs.opennash.com/companies/sandisk/jobs/3d2b2a850dec23a8b655/)

Sandisk 

### [SOC Design Verification Staff Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/6cbdec1f9f8ac9f65878/)

Qualcomm · Bangalore, India

### [ASIC/SoC Design Verification Senior / Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/f25c7ff03a2bb61a2f6b/)

Synopsys · Ho Chi Minh City, Vietnam

### [ASIC Verification & Validation Engineer](https://jobs.opennash.com/companies/sandisk/jobs/b95085e1cf95126531eb/)

Sandisk 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)