[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Multiple locations # Manager, DFT - Post Silicon Multiple locations Manager or lead Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Manager--DFT---Post-Silicon_JR2023089-1) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Manager, DFT - Post Silicon ## Job description We are looking for a Chip Design DFT/Post Silicon Manager to develop the next generation DFT technologies. As a Chip Design DFT/Post Silicon Manager in the DFT team at NVIDIA, you will lead team that transfer our DFT technologies to post-silicon in various projects and support the enablement. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting Switches, Nic and SoC product lines. We are working closely with a wide range of aspects - chip design, backend, verification and production testing. We are working on the most advanced technologies and complex products. Our DFT solutions are unique, innovative, and we are continuously looking for new and creative solutions to meet the challenging goals. ### What you’ll be doing Define and develop characterization and validation techniques for post-silicon bring up and production test, spanning electrical, functional, and performance characterization. Working in close coordination with DFT and test engineering, yield, FW and other teams, lead methodology planning for future products and serve as the synchronization point between teams. ### Day to day, this means Driving alignment on tooling, flows, and coverage requirements ahead of tape-out and first silicon Translating product requirements and silicon behavior into structured characterization plans with clear coverage targets, risk areas, and Product quality metrics (Test Time, Pattern count and so on). Leading methodology transfer into execution — working with team managers to ensure tooling, methods, and engineers are in place for a smooth handoff Identifying methodology gaps early in the program cycle and resolving them through cross-functional collaboration What we need to see: B.Sc. in Electrical Engineering (or equivalent experience) 8+ overall years of experience with DFT, IC silicon validation, product engineering, test engineering. 2+ years of managerial experience. Ability to work in a fast-paced, multifaceted work environment with a focus on technical excellence, innovative thinking, and strong analytical skills. Ability to self-manage, show leadership, and possess good social skills. Deep hands-on engineering background — this role leads, but is encouraged to be technically authoritative and roll up sleeves when needed. Strong cross-functional communication skills; comfortable aligning with US-based teams across time zones and organizational boundaries. ### Ways to stand out from the crowd Experience in developing verification environments and random based verification for unit level and system level using verification tools (simulation tools, Verilog, debug tools like Simvision/Debussy/VCS). Experience with Specman/UVM is a plus. Good understanding of RTL design (Verilog). Product Engineering experince. NVIDIA has some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of developing the next generation technologies? If so, we want to hear from you. Come, join our DFT verification Team for a challenging and educational environment, where every individual has a significant contribution to our products and achievements! ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Aug 20, 2026 - Last checked: Oct 20, 2026 - Listed for: 61 days - Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Manager--DFT---Post-Silicon_JR2023089-1) ## More jobs at NVIDIA ### [AI Compiler Formal Verification Intern](https://jobs.opennash.com/companies/nvidia/jobs/9bb77ddf67601e4a7f81/) ### [AI Factory CPU focused Solutions Architect](https://jobs.opennash.com/companies/nvidia/jobs/8944346c0927bb4620b3/) ### [AI GPU Power Architect - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/403cb12c4398c3b7c599/) ### [AI Hardware Architect](https://jobs.opennash.com/companies/nvidia/jobs/2059b55ec358e2ac1c8e/) ### [Chip Architect](https://jobs.opennash.com/companies/nvidia/jobs/e0a05372a597bcd3b792/) ## Similar jobs at other companies ### [Principle DFT Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/062327aaab1873db7248/) NXP Semiconductors ### [Principal Hardware DFT Lead](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/93154efe7877ca026f99/) NXP Semiconductors ### [MTS SoC DFT Engineer, HBM](https://jobs.opennash.com/companies/micron-technology/jobs/a6eb90553da97b7479a1/) Micron Technology ### [Staff SoC DFT Engineer, HBM](https://jobs.opennash.com/companies/micron-technology/jobs/fc611677b85503ffc381/) Micron Technology ### [Senior Lead Post-Silicon validation Engineer - SMMU](https://jobs.opennash.com/companies/qualcomm/jobs/7c702058744426b241b6/) Qualcomm · Bangalore, India OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)