[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Santa Clara, CA # Senior Signal and Power Integrity Engineer - Hardware US, CA, Santa Clara Senior individual contributor Operations Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Signal-and-Power-Integrity-Engineer---Hardware_JR1996397) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Signal and Power Integrity Engineer - Hardware ## Job description We are now looking for a Senior Signal & Power Integrity Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. This is a dynamic team working with state of the art, unique technology. If you are someone that loves a challenge, come join this diverse team and help move the needle! ### What you'll be doing Work on crafting creative Signal Integrity solutions to complex system design problems. Modeling and Optimization of vias, connectors, sockets, breakouts and various system components in 3D EM tools. System-level signal integrity simulations of high-speed NVlink 200Gbs+, USB-4, PCIe5, GDDR6, LP5X and other interfaces. Constant improvements of SI models using data from lab measurements and/or modelling tool/methodology updates. Substrate and board layout SI guidelines creation, review and post layout SI extractions. Simulation automation, data gathering, analysis and visualization using JMP, MATLAB or similar tools. Opportunity to work in a dynamic cross-functional role to optimize package, PCB, ASIC, mixed signal circuit. ### What we need to see BS/MS-Electrical Engineering or equivalent experience with 6+ years of industry experience. Strong technical background in applied electromagnatics, transmission line theory and signal processing will be highly valued. SI work on one or more signaling standards like PCI express, USB, SATA, HDMI, HBM, DDR5, GDDR6, LPDDR5X, etc. Hands on use of 3-D modeling tools like ANSYS HFSS/Q3D, 2.5-D with ANSYS SIWAVE or similar and 2D such as Ansys2D. Familiarity with a system level timing or loss budget including silicon, package and board impairments. Familiarity with use of VNA, TDR, DSO, ParBERT and use of tools/applications like ADS, Ansys Designer, JMP, Matlab, Cadence Allegro will be a plus. ### Ways to stand out from the crowd Experience in interconnect electromagnetic model design for 200Gbps systems, particularly in backplane and midplane architectures. Hands-on expertise in characterizing and correlating high-speed connectors and cable assemblies in the lab (including using VNA). Strong understanding of stamping, plating, and molding processes to effectively collaborate with mechanical and industrial engineers on design trade-offs. Knowledge of characterizing new LCP materials to develop accurate electrical component libraries. Ability to conduct statistical analysis of connectors, cables, and cable assemblies to assess performance at production sites, enhancing data-driven decision-making. Proficiency in analyzing connector product specifications including mechanical, environmental, electrical and SI testing requirements. Knowledge of circuit design, board/pkg technology & design, link architecture, timing budget methodologies. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until July 20, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 17, 2026 - Last checked: Oct 20, 2026 - Listed for: 95 days - Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Signal-and-Power-Integrity-Engineer---Hardware_JR1996397) ## More jobs at NVIDIA ### [ASIC Clocks Verification Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/634d881f29a7a2632449/) US, CA, Santa Clara ### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/52c13f6335fb98e58de1/) US, CA, Santa Clara ### [ASIC Verification Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/9d98fd56c400ae295ad5/) US, CA, Santa Clara ### [ATE Test Development Engineer](https://jobs.opennash.com/companies/nvidia/jobs/bca8e15f7545d3c56e87/) US, CA, Santa Clara ## Similar jobs at other companies ### [Signal Integrity (SI) and Power Integrity (PI) Senior Principal Engineer II](https://jobs.opennash.com/companies/bae-systems/jobs/af227f891621d75ca828/) BAE Systems · Nashua, New Hampshire, United States ### [Senior/Principal Power and Signal Integrity Engineer](https://jobs.opennash.com/companies/microsoft/jobs/56f93f32b8288a728c12/) Microsoft · United States, Washington, Redmond ### [Signal & Power Integrity Electrical Engineer, Sr - Orlando, FL](https://jobs.opennash.com/companies/lockheed-martin/jobs/7ad719b0111ff1aa1c1f/) Lockheed Martin · Orlando, FL ### [Principal Engineer, Signal and Power Integrity](https://jobs.opennash.com/companies/qualcomm/jobs/399a916ba0ddf2b5eacf/) Qualcomm · San Diego, California, United States of America ### [Signal and Power Integrity Engineer](https://jobs.opennash.com/companies/microsoft/jobs/04726e6c9da4d2824b53/) Microsoft · United States, North Carolina, Raleigh, Texas, Austin, California, Mountain View, Washington, Redmond, Oregon, Hillsboro [Jobs in Santa Clara, CA](/locations/us/ca/santa-clara/)[Jobs in California](/locations/us-ca/)[Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)