[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · Multiple locations

# SoC Clocks Design Automation Engineer

Multiple locations Design 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/SoC-Clocks-Design-Automation-Engineer_JR2009388)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / SoC Clocks Design Automation Engineer

## Job description

NVIDIA is looking for a dedicated SoC Clocks Design Automation Engineer to join our Networking Silicon team. In this role, you’ll focus on developing and supporting clock-related design flows and methodologies for SoC and networking chips, ensuring efficient and high-quality design implementation. You’ll also chip in to SoC top-level automation and integration activities, building on existing flow infrastructure to improve efficiency and consistency across projects.

### Introduction What you'll be doing

Develop and maintain design automation and methodologies for SoC and networking clock flows. Collaborate with design, STA, and project teams to ensure timely and high-quality design closure. Develop and improve SoC top-level automation scripts and flows built upon existing infrastructure and tools. Support SoC integration and construction flow activities across multiple projects. Assist in timing, power, and noise analysis to ensure efficient performance.

### What we need to see

B.Sc. or M.Sc. in Electrical or Computer Engineering, or relevant professional experience. At least 2 years of confirmed experience in SoC design, design automation, or methodology development. Strong programming or scripting skills in at least one language (Python preferred; Perl, Tcl, or Make are advantages). Understanding of physical design concepts including placement, routing, timing closure, and ECO implementation.

Familiarity with EDA tools for synthesis, place-and-route, and timing analysis (Synopsys or Cadence flows). Strong analytical, problem-solving, and soft skills.

### Way to stand out from the crowd

Experience developing or maintaining SoC design or automation flows. Knowledge of timing-related analysis (crosstalk, noise, delay). Background in power or timing optimization techniques. Collaborative attitude with the ability to work effectively across multi-functional teams. Self-motivated and eager to learn while improving existing design flows. NVIDIA is widely considered to be one of the technology world’s most desirable employers.

We have some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/SoC-Clocks-Design-Automation-Engineer_JR2009388)

## More jobs at NVIDIA

### [Package Design Methodology Engineer](https://jobs.opennash.com/companies/nvidia/jobs/2ebd78d3997aec1d536d/)

### [Principal CPU Architect - High-Performance and Physical Design](https://jobs.opennash.com/companies/nvidia/jobs/a94332d021a47f7f26ba/)

### [SOC Clocks RTL Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/1ff0e2ac13135c8ea7d7/)

### [Senior ASIC Design Engineer - Agentic AI](https://jobs.opennash.com/companies/nvidia/jobs/1b5901c4e4b0d6e370ad/)

### [Senior ASIC Design Engineer - GPU](https://jobs.opennash.com/companies/nvidia/jobs/8535a25816546e5db28a/)

## Similar jobs at other companies

### [Director, SoC Design Engineering](https://jobs.opennash.com/companies/intel/jobs/a0a63af5b091c516c69f/)

Intel 

### [SoC Physical Design](https://jobs.opennash.com/companies/qualcomm/jobs/6fa8868af60ff8c39891/)

Qualcomm · Bangalore, India

### [SOC Design - Sr Lead](https://jobs.opennash.com/companies/qualcomm/jobs/22c8e59261eb5cde6cda/)

Qualcomm · Bangalore, India

### [Working Student - RTL Design for SoC Fault Tolerance & Error Detection (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/ff06c8b5953ff147853a/)

Infineon Technologies · Munich

### [EPLAN Design/Automation Engineer](https://jobs.opennash.com/companies/eaton/jobs/459df8c32a56402ccbcd/)

Eaton · Dubai, ARE

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)