[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · Santa Clara, CA

# Senior Failure Analysis Engineer, Optical Fault Isolation

US, CA, Santa Clara Senior individual contributor Operations 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Failure-Analysis-Engineer--Optical-Fault-Isolation_JR2020050)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Failure Analysis Engineer, Optical Fault Isolation

## Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent.

As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. We are seeking a highly skilled Senior Failure Analysis (FA) Engineer to drive die-level logic fault localization for our advanced semiconductor devices. You will work closely with our Design, Test, and DFT teams to identify root causes of silicon failures, accelerate yield improvements, and ensure the highest quality of our cutting-edge products.

### What you'll be doing

Die-Level Logic Fault Localization: Perform complex, hands-on failure analysis and root cause identification using physical and electrical fault isolation methodologies.

### ATE Testing & Debugging

Utilize the Advantest 93K platform to test & characterize DUT and setup required test-looping to enable LVP, SDL and other FA techniques.

### DFT Collaboration

Leverage knowledge of Design for Test (DFT) basics—including Scan, BIST, and boundary scan—to interpret test patterns and guide fault isolation strategies.

### Root Cause Analysis

Analyze test results to distinguish between design, fab process, or tester-induced failures, delivering actionable corrective actions.

### Cross-Functional Leadership

Collaborate with Product Engineering, Test Engineering, and Foundry Engineering teams to resolve yield, performance, and reliability issues.

### What we need to see

MS degree in Electrical Engineering, Materials Science, Physics, or a closely related field (or equivalent experience). 5+ years of direct, hands-on experience in semiconductor failure analysis, yield engineering, or product engineering. Strong practical experience with the Advantest 93k test platform. Good understanding of DFT basics and logic fault localization. Expert level experience on LFI techniques (LVP, EMMI, SDL, OBIRCH, or other photon/laser-based techniques).

Bonus if you also have experience with Teradyne Ultraflex plus Excellent problem-solving abilities, strong technical communication skills, and a proven track record of driving complex issues to resolution. This role presents an opportunity to have a wide impact at NVIDIA by improving the factory planning function. Are you creative, hard-working, dedicated, and determined? Do you love a challenge? If so, we want to hear from you!

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/ Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 144,000 USD - 230,000 USD for Level 4, and 168,000 USD - 264,500 USD for Level 5.

You will also be eligible for equity and benefits. Applications for this job will be accepted at least until July 13, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Failure-Analysis-Engineer--Optical-Fault-Isolation_JR2020050)

## More jobs at NVIDIA

### [ASIC Clocks Verification Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/634d881f29a7a2632449/)

US, CA, Santa Clara

### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/52c13f6335fb98e58de1/)

US, CA, Santa Clara

### [ASIC Verification Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/9d98fd56c400ae295ad5/)

US, CA, Santa Clara

### [ATE Test Development Engineer](https://jobs.opennash.com/companies/nvidia/jobs/bca8e15f7545d3c56e87/)

US, CA, Santa Clara

## Similar jobs at other companies

### [Failure Analysis Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/7c7b741d5fb5165daf3f/)

BAE Systems · Fort Wayne, Indiana, United States

### [Senior Engineer Failure Analysis](https://jobs.opennash.com/companies/infineon-technologies/jobs/2b5d1a92dc1653c47cd5/)

Infineon Technologies · Leominster, MA, USA

### [Failure Analysis Engineer - Nanoprobing](https://jobs.opennash.com/companies/qualcomm/jobs/a16baf308f84117c9316/)

Qualcomm · San Diego, California, United States of America

### [Staff Failure Analysis Engineer - Advanced Packaging Technologies](https://jobs.opennash.com/companies/qualcomm/jobs/6fa0c03a4c53ab7bddea/)

Qualcomm · San Diego, California, United States of America

### [Failure Analysis Technician (R)](https://jobs.opennash.com/companies/sanmina-sci/jobs/6c6fc2770b0f57ac36ed/)

Sanmina-SCI · Ixtlahuacan de los Membrillos, JAL, MX

[Jobs in Santa Clara, CA](/locations/us/ca/santa-clara/)[Jobs in California](/locations/us-ca/)[Operations jobs](/functions/operations/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
