[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Santa Clara, CA # Senior Manager, System Co-Design Manager - SCG Team US, CA, Santa Clara Manager or lead Design Listed on NVIDIA’s official careers site. Posted September 24, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Manager--System-Co-Design-Manager---SCG-Team_JR2012481) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Manager, System Co-Design Manager - SCG Team ## Job description NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As a NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. Silicon Co-Design Group (SCG) is a wide-ranging, multi-functional, integral team at NVIDIA. We sit at the crossroads of design, architecture, marketing, operations, and productization. Our contributions span from the arch stage and extend to defining final products. We architect innovative solutions for Datacenter, Server, Gaming, Robotics, Automotive, and Embedded markets. We are fast-paced, dynamic, share a sense of humor, and collaborate extensively to push the boundaries of what is possible. We do all of this with an eye on making groundbreaking, impactful market disruptions! We are seeking an experienced Senior Manager to lead Product Co-Design and Verification in areas of Speed, Reliability and Power Compliance. You will oversee speed/timing/reliability system design, Simulation-to-Silicon power/speed verification, features for product compliance and test chip development crating future product roadmaps. The ideal candidate will have deep technical expertise in semiconductor/VLSI design and a background in translating product requirements into design and vice versa. This is a highly visible, multi-functional role to produce outstanding products that ship at SOL and meet the high NVIDIA quality we demand and customers expect. ### What you'll be doing Lead and Encourage: Drive Speed/Reliability system design and verification. Define closed loop methodologies and KPIs. Left shift faetures/methodologies to intercept design. Follow through with chip design teams by leading verification activities for Speed, Rel and Power. ### Prototype and Left shift Drive new product developement by left-shifting to design and test chips. Demonstrate future technologies and lead to new products/features. Mentor engineers to deliver outstanding results, setting benchmarks for excellence and innovation. ### Navigate Complexity Analyze complex features to assess their impact across multiple functional areas. Drive proposals to achieve design SOL and collaborate extensively to implement. ### Strategize and Align System design champion, partnering across NVIDIA and ensuring cohesiveness across diverse market sectors. ### Impact and Influence Collaborate with SSG and NVIDIA leadership to define operational benchmarks and strategic policies that amplify our impact across the tech landscape. ### Empower and Lead Champion an environment of empowerment, innovation, and resilience, mentoring team members to accept challenges and achieve remarkable outcomes. ### What we need to see BS/MS in Electrical Engineering, Computer Engineering, or related field or equivalent experience 12+ overall years of experience in semiconductor design with 5+ years in leadership roles. Proven experience in silicon/speed reliability and correlation methodologies. Experience in design to silicon translation and vice versa - Strong track record of leading technical teams and driving results - Excellent communication and cross-functional collaboration skills Experience working with design tools (Spice, timing analysis, power analysis tools) ### Ways to stand out from the crowd PhD in Electrical Engineering or related field Experience with advanced process nodes (7nm and below) Background in GPU, CPU, or high-performance computing design Track record of innovation and technical publication With competitive salaries and a generous benefits package, NVIDIA is widely considered one of the world's most desirable technology employers. We welcome you to join our team, which consists of some of the hardest-working people in the world, working together to promote rapid growth. Are you passionate about joining a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you. #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 232,000 USD - 368,000 USD. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until August 1, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. ## At a glance - Posted by the employer: Sep 24, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 20, 2026 - Listed for: 102 days - Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Manager--System-Co-Design-Manager---SCG-Team_JR2012481) ## More jobs at NVIDIA ### [ASIC Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/43f31ed2cc68359a6eb3/) US, CA, Santa Clara ### [ASIC Design Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/1f49ca2bc1e479a84171/) US, CA, Santa Clara ### [ASIC Design Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/fc9c26d2c4e94a2e074b/) US, CA, Santa Clara ### [ASIC Floorplan Design Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/8e358841c56200d722b1/) US, CA, Santa Clara ## Similar jobs at other companies ### [System Development Engineering, EC2 Nitro High Memory and HPC team](https://jobs.opennash.com/companies/amazon/jobs/a46b2d8d756dbecc3d90/) Amazon · US, CA, Santa Clara ### [Flight Test Instrumentation System Design Engineer - Level 2](https://jobs.opennash.com/companies/lockheed-martin/jobs/340e1f8b6d8d6fe2a897/) Lockheed Martin · Fort Worth, TX ### [Hardware System Design Engineer, Senior or Staff](https://jobs.opennash.com/companies/qualcomm/jobs/e6d2d49eb820f4816d72/) Qualcomm · San Diego, California, United States of America ### [Next-Gen System Cache ASIC Digital Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/de9c6f7e8d8a9acf3d54/) Qualcomm · San Diego, California, United States of America ### [Team Lead, Compressor Design & Implementation](https://jobs.opennash.com/companies/trane-technologies/jobs/be38f6a718b3a321ed26/) Trane Technologies · La Crosse, Wisconsin, United States of America OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)