[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Multiple locations # Senior ASIC Power Management Micro Architect, Chip Design Multiple locations Senior individual contributor Design Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-ASIC-Power-Management-Micro-Architect--Chip-Design_JR2023127) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior ASIC Power Management Micro Architect, Chip Design ## Job description NVIDIA is the engine of modern AI and accelerated computing, and power efficiency sits at the heart of everything we build. We are looking for a Senior ASIC Design Engineer to join our Chip Design team and take ownership of Power Management IP — from micro-architecture definition all the way through to post-silicon enablement. You will be a key player in developing and enabling new technologies that scale across NVIDIA's product lines. If you are passionate about front-end micro-architecture and design and want to see your blocks come to life in silicon, we want to hear from you! ### What you'll be doing Owning the front-end micro-architecture and design of Power Management IP ASIC blocks, from the IP definition phase through the full design cycle and into post-silicon bring-up and enablement. Serving as a key player in the development and enablement of new power management technologies across NVIDIA's product lines. Delivering high-quality, synthesizable RTL as part of the IP Chip Design team. Partnering closely with architecture, verification, physical design, and validation teams to drive successful tape-out and silicon bring-up. Leading post-silicon debug, characterization, and enablement activities to bring your blocks from concept to working silicon. ### What we need to see BSc or MSc in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience). 12+ years of hands-on RTL design experience. Proven experience bringing a block from the development phase all the way through to post-silicon bring-up and enablement. Strong background in front-end ASIC micro-architecture and design. Solid command of the full IP/ASIC design flow, from definition through post-silicon. A collaborative mindset and the drive to be a key contributor within a world-class design team. ### Ways to stand out from the crowd Hands-on experience with Power Management IP. A track record of contributing to new technology development and enablement. Deep post-silicon validation and debug expertise. Familiarity with low-power design techniques and methodologies. NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you! NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, disability, or any other characteristic protected by law. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Aug 20, 2026 - Last checked: Oct 20, 2026 - Listed for: 61 days - Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Yokneam/Senior-ASIC-Power-Management-Micro-Architect--Chip-Design_JR2023127) ## More jobs at NVIDIA ### [ASIC Design Engineer – Clocks IP](https://jobs.opennash.com/companies/nvidia/jobs/9c7f63d0b4ece0c46f2e/) ### [ASIC Design and STA Engineer](https://jobs.opennash.com/companies/nvidia/jobs/55a504616b4142dab9f9/) ### [ASIC Physical Design Engineer, Netlisting - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/12d0ec2853f1556297c8/) ### [Applied Agentic AI Lead, Partner Co-Design](https://jobs.opennash.com/companies/nvidia/jobs/e14889671d03dda7e34a/) ### [Board Design Engineer, NVLINK](https://jobs.opennash.com/companies/nvidia/jobs/316883757a3d5bae28f7/) ## Similar jobs at other companies ### [Power Management Firmware Architect](https://jobs.opennash.com/companies/intel/jobs/7833bf102bc03ebc1453/) Intel ### [Senior Analog Engineer -Power Management](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/706c409370aca1bb89df/) NXP Semiconductors ### [Associate Field Applications Engineer - Power Management](https://jobs.opennash.com/companies/analog-devices/jobs/da5f485e3764dc581eed/) Analog Devices ### [Senior ASIC Implementation Engineer, Low Power AI](https://jobs.opennash.com/companies/qualcomm/jobs/4df74f4922c2ecc28ef8/) Qualcomm · Markham, Ontario, Canada ### [ASIC / NoC Power and Solutions Senior/Staff Engineer - Qualcomm - Guyancourt, France](https://jobs.opennash.com/companies/qualcomm/jobs/0fbbdc90a9bfddef55bb/) Qualcomm · Guyancourt, Yvelines, France [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)