[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Santa Clara, CA # Senior Circuit Designer US, CA, Santa Clara Senior individual contributor Design Listed on NVIDIA’s official careers site. Posted October 3, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Circuit-Designer_JR2026643) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Circuit Designer ## Job description NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. Today, we’re using the potential of AI to define the next era of computing. Join a team where your work can make a lasting impact. We are looking for a Senior Circuit Design Engineer to join our Circuit Solutions Group. You will design custom circuit IP and help bring novel designs to life on test chips, from simulation through post-silicon characterization and debug. ### What you’ll be doing Design custom circuit IP from architecture and schematic development through layout support and silicon validation. Simulate and optimize circuit performance across process, voltage, temperature, variation, and post-layout effects. Define test plans and measurement capabilities for test chip IP. Own post-silicon bringup and characterization of novel circuit designs on test chips. Debug silicon issues, correlate measurements with simulation, and drive design improvements. Collaborate with layout, verification, test, and product teams, and develop automation for simulation and data analysis. ### What we need to see MS or PhD in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience) 5+ years of experience in transistor-level circuit design and validation. Strong understanding of digital, or mixed-signal circuit design, synthesis, and timing. Hands-on experience with post-silicon bringup, lab measurements, and circuit debug. Ability to analyze silicon data and communicate findings clearly across teams. Proficiency with scripting or data analysis tools such as Python, Perl, or Tcl. ### Ways to stand out from the crowd Experience bringing up and characterizing custom IP on test chips. Experience with voltage regulation, hardware security, or silicon monitor circuits. Familiarity with ATE testing, test modes, and bench instrumentation. Experience with statistical variation analysis and silicon-to-simulation correlation. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until October 6, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. ## At a glance - Posted by the employer: Oct 3, 2026 - First seen by OpenNash: Oct 13, 2026 - Last checked: Oct 20, 2026 - Listed for: 17 days - Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Circuit-Designer_JR2026643) ## More jobs at NVIDIA ### [ASIC Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/43f31ed2cc68359a6eb3/) US, CA, Santa Clara ### [ASIC Design Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/1f49ca2bc1e479a84171/) US, CA, Santa Clara ### [ASIC Design Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/fc9c26d2c4e94a2e074b/) US, CA, Santa Clara ### [ASIC Floorplan Design Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/8e358841c56200d722b1/) US, CA, Santa Clara ## Similar jobs at other companies ### [Senior Printed Circuit Board (PCB) Designer](https://jobs.opennash.com/companies/microsoft/jobs/383851aee8fb2094c389/) Microsoft · United States, Washington, Redmond, California, Mountain View, Santa Barbara ### [Circuit Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/100844c195624cd90c98/) Lockheed Martin · Littleton, CO ### [Circuit Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/aa39779d4e3238647479/) Lockheed Martin · Orlando, FL ### [Compiler Circuit Designer](https://jobs.opennash.com/companies/apple/jobs/484d869e275711df0953/) Apple · Santa Clara, United States of America ### [Engineering Manager - Molded Case Circuit Breakers](https://jobs.opennash.com/companies/eaton/jobs/3eb24687bf8f0c8435fd/) Eaton · Moon Township, Pennsylvania, USA [Jobs in Santa Clara, CA](/locations/us/ca/santa-clara/)[Jobs in California](/locations/us-ca/)[Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)