[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · Multiple locations

# Chip Design Manager

Multiple locations Manager or lead Design 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Formal-Verification-Manager_JR2002227)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Chip Design Manager

## Job description

We are looking for a Chip Design Manager to join NVIDIA's Networking team! As a Chip Design Manager in NVIDIA's Networking Business Unit, you will lead a team of highly skilled engineers responsible for verifying the next generation of NVIDIA's cutting-edge network products and GPU technologies. This is a unique opportunity to make a real impact at the heart of NVIDIA's AI and HPC revolution, while working in a fast-paced, innovative environment.

You will join a passionate, experienced team working at the forefront of silicon verification — using advanced methodologies and tools to ensure design correctness for world-class solutions in data centers, high-performance computing, networking, and storage.

### What You'll Be Doing

Lead and grow a team of formal verification engineers focused on pre-silicon FV of complex digital designs. Define and drive strategies and methodologies across multiple projects to prove design correctness and ensure quality. Collaborate closely with Architecture, Design, and DV teams to identify verification needs and drive closure. Provide technical guidance, mentoring, and support to engineers on the team. Own planning and execution of verification deliverables to ensure high quality and timely tapeouts.

### What We Need to See

BSc or MSc in Electrical/Computer Engineering, Computer Science, or Mathematics. 5+ years of managerial experience leading engineering teams in chip design or verification. 8+ years of industry experience in RTL design, functional verification, or related domains. Strong understanding of chip design flows and verification methodologies. Excellent leadership, analytical, problem-solving, and communication skills.

### Ways to Stand Out from the Crowd

Experience with formal verification tools and methodologies (e.g., JasperGold, VC Formal). Background in assertions, coverage models, or formal testbench development. Track record of building and scaling high-performing engineering teams. A passion for recruiting, mentoring, and developing talent. At NVIDIA, we believe that our people are our greatest strength. Are you a creative and driven engineering leader who’s ready to take on the challenge of ensuring correctness in the most complex chips in the world?

Join us and be a part of building the future of accelerated computing

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/Israel-Tel-Aviv/Formal-Verification-Manager_JR2002227)

## More jobs at NVIDIA

### [ASIC Design Engineer – Clocks IP](https://jobs.opennash.com/companies/nvidia/jobs/9c7f63d0b4ece0c46f2e/)

### [ASIC Design and STA Engineer](https://jobs.opennash.com/companies/nvidia/jobs/55a504616b4142dab9f9/)

### [ASIC Physical Design Engineer, Netlisting - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/12d0ec2853f1556297c8/)

### [Applied Agentic AI Lead, Partner Co-Design](https://jobs.opennash.com/companies/nvidia/jobs/e14889671d03dda7e34a/)

### [Board Design Engineer, NVLINK](https://jobs.opennash.com/companies/nvidia/jobs/316883757a3d5bae28f7/)

## Similar jobs at other companies

### [Chip Lead / Physical Design Director](https://jobs.opennash.com/companies/cadence-design/jobs/82dcd654b8937ddbd4b2/)

Cadence Design 

### [Principal SoC Chip Lead](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/fa04c6070a9088e6f674/)

NXP Semiconductors 

### [Product Engineer – AI-Driven Analog Chip Design](https://jobs.opennash.com/companies/siemens/jobs/87ba9ac3137cbdb4349c/)

Siemens 

### [Chip Design Engineer, Graviton Chip Design Team](https://jobs.opennash.com/companies/amazon/jobs/915a33a73d2df5032ad0/)

Amazon · IL, Haifa

### [Chip Design Engineer, Nitro Chip Design Team](https://jobs.opennash.com/companies/amazon/jobs/7efe00b7fbcbc05f0a4b/)

Amazon · IL, Tel Aviv

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)