[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · China, Shanghai # Circuit Validation Engineer Intern - 2027 China, Shanghai Early career Operations Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/Circuit-Validation-Engineer-Intern---2027_JR2024949) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Circuit Validation Engineer Intern - 2027 ## Job description Silicon Co-Design Group (SCG) is a wide-ranging, multi-functional, integral team at NVIDIA. We sit at the crossroads of design, architecture, marketing, operations, and productization. Our contributions span from the arch stage and extend to defining final products. We architect innovative solutions for Datacenter, Server, Gaming, Robotics, Automotive, and Embedded markets. We are fast-paced, dynamic, share a sense of humor, and collaborate extensively to push the boundaries of what is possible. We do all of this with an eye on making groundbreaking, impactful market disruptions! We are seeking circuit validation engineer interns who are passionate about what they do and are committed to making a difference in the world through their inventions. This is a highly visible role responsible for productizing NVIDIA's chips into groundbreaking consumer, professional, server, mobile, and automotive solutions. ### What you will be doing New Chip bring-up and characterize next generation of GPU ASICs in post-silicon. Work closely with Chip designer and Board designer to ensure hardware meets design objectives and is ready of mass production. Help design tools to automate product definitions, data collection, test case execution, and results analysis. Analyze pre-production silicon in state-of-the-art process technologies for performance, power, yield, and quality to define the world’s fastest power-shipping products. Develop post-silicon methodologies to characterize silicon features, correlate silicon behavior with simulations and provide design feedback. ### AI-Driven Engineering Build secure, traceable, and validated AI-assisted workflows for analysis, debug, and methodology automation, with human oversight for critical engineering judgments. ### What we need to see Pursuing Master or PHD degree in Microelectronics/Electronic Engineering/Computer and Related Professionals. Excellent problem solving, data analysis, collaborative, and interpersonal skills. Hands-on experience with silicon bring up, frequency and power characterization, Tester to System/Simulation correlation, lab tools (oscilloscopes, multimeters, DAQ). Experience with Perl, C/C++, Python and matlab development, Windows and Linux OS is a plus Practical hands-on experience leveraging AI tools and AI-augmented engineering workflows Knowledgeable in MOSFETs, LDO, DC/DC, filters, digital design, timing analysis, fault analysis, sampling, computer architecture. ### Ways to stand out from the crowd Experience with Power Integrity and Signal integrity simulation and correlation with SCH/PCB design Familiarity with RAG, AI agents, tool invocation, LLM benchmarking, and engineering workflow automation. Proven record of technical innovation through shipped methods, tools, debug systems, patents, or published technical works. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 13, 2026 - Last checked: Oct 20, 2026 - Listed for: 7 days - Location: China, Shanghai[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/Circuit-Validation-Engineer-Intern---2027_JR2024949) ## More jobs at NVIDIA ### [ASIC Verification Engineer - Hardware](https://jobs.opennash.com/companies/nvidia/jobs/0a9e794dc9964abf8371/) China, Shanghai ### [Architecture Energy Modeling Engineering Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/567d84a3cd936b98dfed/) China, Shanghai ### [DFT Engineer](https://jobs.opennash.com/companies/nvidia/jobs/23fc5066c91e62a93311/) China, Shanghai ### [DFX Engineering](https://jobs.opennash.com/companies/nvidia/jobs/73ec07fb7740f067fa36/) China, Shanghai ### [Formal Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/3968b6d47a9237474c89/) China, Shanghai ## Similar jobs at other companies ### [Memory Circuit Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/26b6bf9f8b20500a5700/) Qualcomm · Bangalore, India ### [RFIC Circuit Design Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/834f243450fb81826e11/) Qualcomm · Bangalore, India ### [PF Instrument (RMill Circuit) - Engineer / Snr. Engineer / Assistant Manager](https://jobs.opennash.com/companies/grasim-industries/jobs/599ff2eb3406ddf25efa/) Grasim Industries · Andhra Pradesh ### [Senior Engineer - Low Voltage Circuit Breaker](https://jobs.opennash.com/companies/eaton/jobs/a0e8aa8ae8ff17a7e2e2/) Eaton · Hadapsar, Pune, Maharashtra, IND ### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/) Sandisk [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)