[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · India, Bengaluru

# ASIC Design Engineer - Performance Monitoring

India, Bengaluru Design 

Listed on NVIDIA’s official careers site. Posted October 19, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/ASIC-Design-Engineer---Performance-Monitoring_JR2027619)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / ASIC Design Engineer - Performance Monitoring

## Job description

NVIDIA System-On-Chip (SOC) group is hiring for an ASIC Design Engineer! The complexity of the chips we build has increased manifold over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand. We are looking for a top ASIC Design Engineer to join our team. In this role, you should have real passion for RTL design implementation and methodologies that enable high quality system-level IP design.

### What you'll be doing

Be an integral part of the team defining and developing system-level RTL and methodologies to measure performance on the industry's leading GPUs/SOCs. Design and implement RTL features - work through the entire design cycle for SOC. Run and debug RTL checks to ensure design quality (e.g. CDC, RDC, Lint, Synthesis, Logic-Equivalence and more) Define, develop, and automate flows and methodologies to efficiently build and support a system-level IP Work with architects, designers, verification and SW engineers to accomplish your tasks.

### What we need to see

B.Tech or M.Tech in Electronics or Computer Engineering. 3+ years of relevant industry experience. Experienced in RTL design (Verilog), System-On-Chip design/implementation flows, and design automation. Good understanding of SOC/IP (u)architecture (e.g., data flow, control, multiple clock/power domains handling, latency analysis). Strong coding skills in Perl, Python or other industry-standard scripting languages. Excellent debugging and analytical skills.

Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB). Great communication and collaboration skills to interact within the team and with cross functional teams. Adept at using AI tools to enhance productivity and solve complicated problems NVIDIA is widely considered one of the technology world’s most desirable employers. We employ some of the most forward-thinking and innovative people in the world.

Are you passionate about joining our life’s work to amplify human imagination and intelligence? If you are creative, collaborative, and have real passion for design, methodology, and automation, we want to hear from you! #LI-Hybrid

## At a glance
- Posted by the employer: Oct 19, 2026
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 20, 2026
- Listed for: 7 days
- Location: India, Bengaluru[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/India-Bengaluru/ASIC-Design-Engineer---Performance-Monitoring_JR2027619)

## More jobs at NVIDIA

### [CAD Layout Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/e89ad76c81ba7379572d/)

India, Bengaluru

### [Memory Mask Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/0e280a10d2d72e4217eb/)

India, Bengaluru

### [Senior ASIC Design Engineer - NOC IP](https://jobs.opennash.com/companies/nvidia/jobs/09d13e4cb4e316564c25/)

India, Bengaluru

### [Senior ASIC Design Engineer - XBAR IP](https://jobs.opennash.com/companies/nvidia/jobs/755888e676dc55a85b20/)

India, Bengaluru

## Similar jobs at other companies

### [ASIC/FPGA Design Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/b9ebab233b8dca4884ac/)

Qualcomm · Ottawa, Ontario, Canada

### [ASIC/FPGA Design Verification Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/f7cc8fb7b0460376d7d6/)

Qualcomm · Ottawa, Ontario, Canada

### [Engineering Design Schedule Performance Advisor](https://jobs.opennash.com/companies/edison-international/jobs/31621d4b9ba3b19408c7/)

Edison International 

### [Ingénieur Performance O&M (F/H) Quimper, Bretagne Quimper, Bretagne ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS Permanent](https://jobs.opennash.com/companies/vinci/jobs/56af300fe07df94da8e1/)

VINCI · Quimper, Bretagne

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)