[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · China, Shanghai

# Post Silicon Validation Intern - 2027

China, Shanghai Early career 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/Post-Silicon-Validation-Intern---2027_JR2025052)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Post Silicon Validation Intern - 2027

## Job description

NVIDIA's GPUs and SOCs are the world leaders in performance and efficiency, and we are continually innovating in creative and unique ways to improve our ability to deliver extraordinary solutions in a wide range of sectors. We are seeking low power feature engineers who are passionate about what they do and are committed to making a difference in the world through their inventions. As part of the Silicon Co-design Group, we are responsible for productizing NVIDIA's chips into groundbreaking consumer, professional, server, mobile, and automotive solutions.

### What you will be doing

Work proactively on GPU/SOC new low power feature, High Speed IO, PLL Clock innovation feature bring-up and characterization of next generation of GPU and SOC in post-silicon, including creating validation methodologies, develop proper test plan and test cases, and execution. Perform system level use case analysis/profiling and new feature return-on-investment investigations, prototype and validation, design methods and control policies to bring the new technology into production and transcend product goals.

Design tools/script to automate product definitions, data collection, test case execution, and results analysis. Provide detailed data analysis of functionality, performance, and latency. Debug and troubleshoot system level issues related to low power feature, high Speed IO, PLL/Clock etc.

### What we need to see

Pursuing Master’s degree in Microelectronics/Electronic Engineering/Computer and Related Professionals. Knowledgeable in MOSFETs, digital design, circuit analysis, computer architecture, BIOS, drivers, and software applications. Hands-on lab experience with lab equipment (oscilloscopes, multimeters, DAQ). Script experience with Perl, Python. Experience with using AI agent tools for script development, data analysis to improve efficiency.

Excellent communication and fast learning skills. Excellent problem solving, collaborative, and interpersonal skills. Knowledge in Low Power Design, High Speed IO (PCIE, USB, UFS, CXL, UCIE etc), Clock/PLL is a big plus. NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people in the world working with us. If you're creative and autonomous, we want to hear from you!

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 13, 2026
- Last checked: Oct 20, 2026
- Listed for: 7 days
- Location: China, Shanghai[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/Post-Silicon-Validation-Intern---2027_JR2025052)

## More jobs at NVIDIA

### [AI Computing Development Intern, TensorRT-LLM - 2027](https://jobs.opennash.com/companies/nvidia/jobs/32e91cd6299045deeb27/)

China, Shanghai

### [AI Infra Development Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/843d7d29816cd15cd2d5/)

China, Shanghai

### [ASIC TOP Floorplan Intern, 2027](https://jobs.opennash.com/companies/nvidia/jobs/6fc51aaa15400a3d62b5/)

China, Shanghai

### [Accelerated Compute Systems Performance Architect Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/c041bfe564e879f9ba17/)

China, Shanghai

### [Compute System Arch AI Infra Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/0599767e883e142811bb/)

China, Shanghai

## Similar jobs at other companies

### [Senior Lead Post-Silicon validation Engineer - SMMU](https://jobs.opennash.com/companies/qualcomm/jobs/7c702058744426b241b6/)

Qualcomm · Bangalore, India

### [Post Silicon Validation -Sr/Lead/Staff Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/f0d75257c2125c3cfeb7/)

Qualcomm · Hyderabad, Telangāna, India

### [Principal Post-Silicon System Validation Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/0b11f17e3d835943c6d2/)

ON Semiconductor · Bangalore, Karnataka, India

### [Post-Silicon Validation Engineer](https://jobs.opennash.com/companies/astera-labs/jobs/c54d6c4e4d8ccdb1e33c/)

Astera Labs · Haifa, Tel Aviv

### [Hardware Developer - Pre & Post Silicon Validation](https://jobs.opennash.com/companies/ibm/jobs/37c483e612507ac1372c/)

IBM · Bangalore, IND

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)