[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · China, Shanghai

# CAD Developer, IR, Timing and Physical Design Optimization

China, Shanghai Software Engineering 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/CAD-Developer--IR--Timing-and-Physical-Design-Optimization_JR2022316)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / CAD Developer, IR, Timing and Physical Design Optimization

## Job description

ASIC-PD team is hiring both junior and senior engineers, whose work scope is physical design from RTL to GSDII: design quality check, synthesis, formal check, partitioning, constraint (for both design and process), async check, timing analysis/fixing/signoff, also all related flow. Join us, you will work together with expertise in all these areas; you will not only work for physical application, but also drive physical friendly design with all related teams: ASIC/P&R/DFT/SI/ARCH etc.; you will work for the most advanced process/technology, the biggest chip in the world.

### What You’ll Be Doing

Invent and optimize new methods for increasing chip frequency while minimizing power consumption across a suite of internal optimization tools. Improve algorithms (in C++) for IR drop optimization, simulation As with any software engineering team, we do write a lot of code, but this is broader than a typical CAD or EDA role. Instead, we as a team own the whole process from discovery and invention of new optimization opportunities, to developing solutions and working directly inside design teams to facilitate deployment.

What We Need To See BS, MS, PhD in Electrical Engineering or Computer Science or equivalent experience Minimum 2+ years of relevant experience in CAD software and VLSI hardware design Strength in both CAD software and VLSI design Understanding of VLSI IR drop optimization or simulation and related concepts, including constraints, corner, CCSP, FSDB etc. Demonstrated ability in software development using C++ Strong communication and interpersonal skills Ways To Stand Out From The Crowd Familiarity with RedHawk and typical design flows written in Perl, Tcl, and Python.

C++14 or newer experience, such as lambdas and concurrency Experience in high-performance software design including multithreading, distributed computing, efficient memory, and I/O use, etc. Experience in IR drop optimization, calculation

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Aug 20, 2026
- Last checked: Oct 20, 2026
- Listed for: 61 days
- Location: China, Shanghai[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/China-Shanghai/CAD-Developer--IR--Timing-and-Physical-Design-Optimization_JR2022316)

## More jobs at NVIDIA

### [AI Developer Intern — Interconnect Hardware Frontend, 2027](https://jobs.opennash.com/companies/nvidia/jobs/e8d26a994becc2139e6e/)

China, Shanghai

### [CUDA Full Stack & AI Test Dev Intern - 2027](https://jobs.opennash.com/companies/nvidia/jobs/1cadbcff158030671078/)

China, Shanghai

### [Compute Architecture Software Engineer](https://jobs.opennash.com/companies/nvidia/jobs/a8e7b496fef2248af7a1/)

China, Shanghai

### [Deep Learning Software Engineering Intern, Test Development - 2027](https://jobs.opennash.com/companies/nvidia/jobs/b5ed72511c2c2d4ece76/)

China, Shanghai

## Similar jobs at other companies

### [CAD Engineer - Static Timing Analysis & Physical Design](https://jobs.opennash.com/companies/apple/jobs/dbad98842ad493eb9c6c/)

Apple · Haifa, Israel

### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/)

Microsoft · India, Karnataka, Bangalore

### [SoC Physical Design CAD Engineer (Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/de557e36c083dee95dbc/)

Qualcomm · Bangalore, India

### [Timing & Power Analysis CAD Engineer](https://jobs.opennash.com/companies/marvell-technology/jobs/3497154b712490f32aec/)

Marvell Technology · Bangalore

### [Physical Design Engineer- Static Timing Analysis (STA)](https://jobs.opennash.com/companies/ibm/jobs/113bf04a0213d31f663f/)

IBM · Bangalore, IND

[Software Engineering jobs](/functions/software-engineering/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)