[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/) NVIDIA · Multiple locations # Senior DFT Engineer - Post Silicon Multiple locations Senior individual contributor Operations Listed on NVIDIA’s official careers site. Posted October 2, 2026. Check that it is still open and apply there. [Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-DFT-Engineer_JR2026202) [OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior DFT Engineer - Post Silicon ## Job description As a Senior DFT Engineer - Post-Silicon, you will take pioneering DFT capabilities beyond implementation—connecting silicon behavior, test data, and product learning to deliver robust, production-ready DFT solutions for NVIDIA’s most advanced chips. NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. ### What You’ll Be Doing Drive post-silicon enablement of DFT capabilities from initial silicon bring-up through production ramp and lifecycle support. Develop data-driven approaches to analyze test results, quality indicators, yield behavior, and test efficiency; translate findings into practical technical recommendations. Influence DFT architecture and implementation by communicating post-silicon requirements early with clear metrics/what-if analysis. Define and improve methodologies for silicon bring-up, failure analysis, test-content validation, and production deployment. Help productize new DFT capabilities by establishing scalable flows, validation criteria, debug procedures, and documentation. Contribute to modeling and analysis that supports test-time optimization, quality improvement, yield learning, test power. Partner across design, product development, and test teams to align pre-silicon trade-offs with post-silicon execution. ### What We Need To See BSEE (or equivalent experience) with 8+ years or MS with 6 years of experience in related field. Solid understanding of DFT concepts, silicon test, and the relationship between design implementation, test content, and post-silicon behavior. Experience with silicon bring-up, debug, validation, production test, or engineering analysis of semiconductor devices. Ability to analyze complex datasets and use statistical or analytical approaches to identify trends, isolate issues, and support engineering decisions. Familiarity with automated test environments and test-program flows. Understanding of semiconductor fundamentals, including device behavior, process variation, and the impact of operating conditions on silicon results. Strong written and oral communication skills, with an ability to collaborate effectively across technical disciplines. ### Ways To Stand Out From The Crowd Experience moving a silicon feature, test capability, or validation flow from development through production deployment. Working knowledge of core DFT features—including scan, ATPG, and MBIST—together with silicon characterization and manufacturing test. Experience developing scalable engineering workflows, automation, dashboards, or analysis tools. Our technology has no boundaries! NVIDIA is building the world’s most groundbreaking and state of the art compute platforms for the world to use. It’s because of our work that scientists, researchers and engineers can advance their ideas. At its core, our visual computing technology not only enables an outstanding computing experience, but it is also energy efficient! We pioneered a supercharged form of computing loved by the most demanding computer users in the world - scientists, designers, artists, and gamers. NVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you! #LI-Hybrid Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until October 5, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law. ## At a glance - Posted by the employer: Oct 2, 2026 - First seen by OpenNash: Oct 13, 2026 - Last checked: Oct 20, 2026 - Listed for: 18 days - Location: Multiple locations[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-DFT-Engineer_JR2026202) ## More jobs at NVIDIA ### [AI Agent Development Engineer (RDSS Intern)](https://jobs.opennash.com/companies/nvidia/jobs/2f91bc3eab392a3e69e8/) ### [AI Compute Engineer - NVIS](https://jobs.opennash.com/companies/nvidia/jobs/7597aa98e58b0743ef8a/) ### [ASIC Methodology, Flow and Integration Engineer](https://jobs.opennash.com/companies/nvidia/jobs/9bf21b81d68f586cf760/) ### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/49b132494d990f66b9d3/) ### [ASIC Verification Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/d0d329cdedd1c86e4824/) ## Similar jobs at other companies ### [Principle DFT Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/062327aaab1873db7248/) NXP Semiconductors ### [MTS SoC DFT Engineer, HBM](https://jobs.opennash.com/companies/micron-technology/jobs/a6eb90553da97b7479a1/) Micron Technology ### [Staff SoC DFT Engineer, HBM](https://jobs.opennash.com/companies/micron-technology/jobs/fc611677b85503ffc381/) Micron Technology ### [Principal DFT Engineer](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/09629db35bb57b0d61f9/) NXP Semiconductors ### [Senior Lead Post-Silicon validation Engineer - SMMU](https://jobs.opennash.com/companies/qualcomm/jobs/7c702058744426b241b6/) Qualcomm · Bangalore, India [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)