[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All NVIDIA jobs](https://jobs.opennash.com/companies/nvidia/) · [Search jobs](/search/)

NVIDIA · Santa Clara, CA

# Senior Product Development Engineer

US, CA, Santa Clara Senior individual contributor Operations 

Listed on NVIDIA’s official careers site. Listed as of October 20, 2026. Check that it is still open and apply there.
[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Product-Development-Engineer_JR2019808)

[OpenNash Jobs](https://jobs.opennash.com/) / [NVIDIA](https://jobs.opennash.com/companies/nvidia/) / Senior Product Development Engineer

## Job description

NVIDIA is a leading provider of cutting-edge technology solutions in the semiconductor industry! We specialize in the development and enhancement of integrated circuits (ICs) for a wide range of applications, including consumer electronics, automotive, and telecommunications. Our team is dedicated to innovation, quality, and pushing the boundaries of what is possible in the world of microelectronics. We are seeking a highly skilled and motivated Product Development engineer to drive bring up of innovative SOCs through collaboration with external vendors, design and production teams.

### What you'll be doing

Serve as the primary technical interface between ATE and internal partners for test strategy, ATE bring-up, and silicon qualification, driving alignment on PDE char plan, DFT coverage & engineering FA for root-cause & preventive action. Define & drive PDE Silicon characterization plans covering key tests (scan, mbist, IObist, functional) & features covering analog mixed-signal designs. Ensure robust test yields are achieved going from NPI to high volume manufacturing.

Test yield distractors are debugged & resolved systematically to achieve the target yields. Finalize overall reliability QUAL stress conditions based on product usage covering embedded, commercial, industrial & automotive needs. Drive all aspects of stress testing of silicon from wafer-level to pkg. level covering silicon+pkg level reliability qualification & testing associated with it. Ensure Burn-in needs for the product are evaluated, supported & deployed in NPI & MP phase.

Analyze & automate aging data from HTOL/pkg. qual/DVS testing & guide the team on further debug steps for further failure analysis. Drive true failures from reliability evaluation to closure w/ final FA report, working with FA & foundry teams.

### What we need to see

Bachelor's degree in Electrical Engineering (or equivalent experience) and 5+ years of relevant experience Analytical and problem-solving skills, especially in solving ATE test failures with root-cause analysis. Hands on experience of debugging chip level failures on ATE platform & drive FA to closure. Good understanding & experience of SOC / Silicon qualifications covering exposure to HTOL, ESD/LU, HTS, TC, HAST etc. Exposure to both Teradyne and Advantest platforms is a plus Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

The base salary range is 136,000 USD - 212,750 USD for Level 3, and 168,000 USD - 258,750 USD for Level 4. You will also be eligible for equity and benefits. Applications for this job will be accepted at least until June 26, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.

As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: US, CA, Santa Clara[Apply on NVIDIA’s careers site →](https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Product-Development-Engineer_JR2019808)

## More jobs at NVIDIA

### [ASIC Clocks Verification Engineer - New College Grad 2026](https://jobs.opennash.com/companies/nvidia/jobs/634d881f29a7a2632449/)

US, CA, Santa Clara

### [ASIC Verification Engineer](https://jobs.opennash.com/companies/nvidia/jobs/52c13f6335fb98e58de1/)

US, CA, Santa Clara

### [ASIC Verification Engineer - New College Grad 2027](https://jobs.opennash.com/companies/nvidia/jobs/9d98fd56c400ae295ad5/)

US, CA, Santa Clara

### [ATE Test Development Engineer](https://jobs.opennash.com/companies/nvidia/jobs/bca8e15f7545d3c56e87/)

US, CA, Santa Clara

## Similar jobs at other companies

### [New Product Development Engineer](https://jobs.opennash.com/companies/eaton/jobs/c13e79de275730618a91/)

Eaton · Jackson, Mississippi, USA

### [Senior Product Development Engineer](https://jobs.opennash.com/companies/eaton/jobs/16f7ec1f720d4ad244cd/)

Eaton · Raleigh, North Carolina, USA

### [Product Development Systems Engineer II](https://jobs.opennash.com/companies/trane-technologies/jobs/539b3c709f5f40ac870d/)

Trane Technologies · La Crosse, Wisconsin, United States of America

### [Senior Systems Engineer - Product Development](https://jobs.opennash.com/companies/ge-healthcare-technologies/jobs/421e57f622e873f476ae/)

GE HealthCare Technologies · Waukesha, Wisconsin, United States of America

### [VP, Medicine Development Leader - Specialty Product Development](https://jobs.opennash.com/companies/gsk/jobs/011a199293172e2256a4/)

GSK · Collegeville, Pennsylvania, United States of America

[Jobs in Santa Clara, CA](/locations/us/ca/santa-clara/)[Jobs in California](/locations/us-ca/)[Operations jobs](/functions/operations/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
