[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Monolithic Power Systems jobs](https://jobs.opennash.com/companies/monolithic-power-systems/) · [Search jobs](/search/)

Monolithic Power Systems · Multiple locations

# Layout Engineer (Junior/New Grad)(Taipei/Hsinchu)

Multiple locations Early career Operations 

Listed on Monolithic Power Systems’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Monolithic Power Systems’s careers site →](https://monolithicpower.wd12.myworkdayjobs.com/MPS_Careers/job/Taipei---Taiwan/Layout-Engineer--New-Grad-_R-558)

[OpenNash Jobs](https://jobs.opennash.com/) / [Monolithic Power Systems](https://jobs.opennash.com/companies/monolithic-power-systems/) / Layout Engineer (Junior/New Grad)(Taipei/Hsinchu)

## Job description

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.

### Job Description

Job Summary: Layout Engineer will work directly and indirectly with Design / CAD / Layout Manager in development of Mixed-Signal and Analog Integrated Circuits. Individual will perform job professionally and independently. The following are the requirements for this job function.

### Essential Functions

Layout Schedule Estimation Device Placement on block level according to matching requirements Block implementations on Top Level Signal matching / sensitive nets shielding technique Pad / ESD rule and routing / connection Database DRC & LVS verifications Chip Tapeout in accordance with company’s Tapeout Procedure Positive Attitude Qualifications: Layout experience in Analog and/or Mixed-Signal Circuit Design
- Ability to do chip plan, estimate die size and project schedule
- Ability to resolve DRC & LVS data verification and tape out chip independently
- Familiarity with fundamentals of analog processes Experience with Cadence and/or VIRTUOSO tools preferable Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population.

It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 12, 2026
- Last checked: Oct 18, 2026
- Listed for: 98 days
- Location: Multiple locations[Apply on Monolithic Power Systems’s careers site →](https://monolithicpower.wd12.myworkdayjobs.com/MPS_Careers/job/Taipei---Taiwan/Layout-Engineer--New-Grad-_R-558)

## More jobs at Monolithic Power Systems

### [Application Engineer (DDR5, SPDHUB/TS focus)](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/8f950af2c34e20d3324e/)

### [Application Engineering Manager (DDR5)](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/a478f84233954ad23537/)

### [Applications Engineer](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/1a4f1a54125adce38dbb/)

### [Applications Engineer for High Reliability Compute Power](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/563e91adde835495978e/)

### [Field Application Engineer](https://jobs.opennash.com/companies/monolithic-power-systems/jobs/ecf7517f1f0f07652423/)

## Similar jobs at other companies

### [Senior Full Chip Layout Engineer](https://jobs.opennash.com/companies/nvidia/jobs/57367b6afd24eb6be92b/)

NVIDIA 

### [PCB Design Layout Engineer](https://jobs.opennash.com/companies/nvidia/jobs/7585990e5d4eb927c1b3/)

NVIDIA 

### [SoC Front-End Integrator, Senior to Staff (Hsinchu, Taipei)](https://jobs.opennash.com/companies/qualcomm/jobs/ff15577be2d93dcb95a2/)

Qualcomm · Hsinchu City, Taiwan, Taipei, Taipei City

### [GPU Compiler Development Engineer, up to Sr. Staff (Hsinchu/Taipei)](https://jobs.opennash.com/companies/qualcomm/jobs/7578dcb2c3c366fcdccd/)

Qualcomm · Hsinchu City, Taiwan

### [Taipei Sr Field Application Engineer Tpq 11070](https://jobs.opennash.com/companies/te-connectivity/jobs/09ece6929e12f41dd5f8/)

TE Connectivity 

[Operations jobs](/functions/operations/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)