[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Microsoft jobs](https://jobs.opennash.com/companies/microsoft/) · [Search jobs](/search/)

Microsoft · India, Multiple Locations

# Principal Silicon Engineer

India, Multiple Locations Senior individual contributor Operations 

Listed on Microsoft’s official careers site. Posted September 5, 2026. Check that it is still open and apply there.
[Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556941071)

[OpenNash Jobs](https://jobs.opennash.com/) / [Microsoft](https://jobs.opennash.com/companies/microsoft/) / Principal Silicon Engineer

## Job description
- Take ownership and responsibility for our STA execution
- Develop, improve, and update our STA methodology; work closely with vendors to align our flows to industry practices, resolve tool issues, and improve overall execution and reliability of STA flows
- Take an active role in early-phase design planning with STA execution including full-chip repeater planning, timing budgeting, constraint development, and early analysis Define & drive to STA milestones across project phases; manage STA rollups, analysis & reporting, ECO generation flows, and guidance to block development
- Ensure a convergent STA process and drive STA closure through all phases including final signoff for tapeout
- Work across teams to identify and resolve boundary timing issues, fullchip STA bottlenecks, etc.

Give guidance for floorplan adjustments and address timing issues, constraints, etc.
- Bachelor's degree in computer engineering, electrical engineering, or related field
- 7+ years of physical design/STA experience Experience with Synopsys design tools (e.g., DC, ICC2/Fusion-Compiler, PrimeTime)
- 10+ years of hands-on physical design experience with focus on STA execution and signoff Deep expertise in STA, timing constraints, ECO generation, and STA signoff procedures
- Proficiency in flow automation, scripting (TCL/Perl) & tool debug
- Ability to develop & maintain timing closure checklists, to track and report STA progress through all design phases, and successfully execute STA closure on schedule
- Demonstrated tapeout experience in TSMC 5nm process or below

## At a glance
- Posted by the employer: Sep 5, 2026
- First seen by OpenNash: Aug 21, 2026
- Last checked: Oct 18, 2026
- Listed for: 58 days
- Location: India, Multiple Locations[Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556941071)

## More jobs at Microsoft

### [Technical Support Engineering](https://jobs.opennash.com/companies/microsoft/jobs/380f35a6780e7bb9dcab/)

India, Multiple Locations

### [Customer Success Account Manager](https://jobs.opennash.com/companies/microsoft/jobs/368a1897b2a6865e412d/)

India, Multiple Locations

### [Data Science INTERN](https://jobs.opennash.com/companies/microsoft/jobs/05dc16b734f12102620a/)

India, Multiple Locations

## Similar jobs at other companies

### [Silicon Validation Senior Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3c874811163d9f108729/)

Qualcomm · Bangalore, India

### [AMS Silicon Validation Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/5040b986e2a5b1eaa0b1/)

Qualcomm · Bangalore, India

### [Silicon Firmware & Embedded Engineer](https://jobs.opennash.com/companies/accenture/jobs/7e6324b473ce48e49aab/)

Accenture 

### [Principal Post-Silicon System Validation Engineer](https://jobs.opennash.com/companies/on-semiconductor/jobs/0b11f17e3d835943c6d2/)

ON Semiconductor · Bangalore, Karnataka, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)