[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Microsoft jobs](https://jobs.opennash.com/companies/microsoft/) · [Search jobs](/search/) Microsoft # Principal Silicon Design Verification Manager Israel, Tel Aviv, Herzliya, Multiple Locations Manager or lead Design Listed on Microsoft’s official careers site. Posted October 6, 2026. Check that it is still open and apply there. [Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556955421) [OpenNash Jobs](https://jobs.opennash.com/) / [Microsoft](https://jobs.opennash.com/companies/microsoft/) / Principal Silicon Design Verification Manager ## Job description Lead, grow, and mentor a silicon engineering team that includes design verification, silicon design, and physical design engineers, while fostering a culture of technical excellence, ownership, collaboration, and continuous learning. Own and drive the verification strategy for complex silicon subsystems from planning through execution, closure, and emulation readiness. Provide substantial hands-on technical contribution and leadership in verification planning, testbench architecture, debug, coverage analysis, regression quality, and verification closure. Build and promote modern verification workflows, including AI-assisted techniques that improve verification environment development, automation, debug efficiency, coverage analysis, and execution quality. Define verification plans, quality metrics, regression strategy, coverage goals, and emulation readiness plans aligned with project milestones. Collaborate closely with architecture, design, system engineering, firmware, and physical design partners to identify risks early, resolve complex issues, and deliver high-quality silicon subsystems. B.Sc., M.Sc., or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical field. Proven experience and technical excellence in pre-silicon design verification for complex IPs, subsystems, or SoCs, including subsystem integration, and third-party IP integration. Significant hands-on experience with modern DV methodologies, verification planning, testbench development, regressions, coverage analysis, debug, and verification closure. Experience as a people manager or technical leader driving verification work across multiple engineers. Proficiency in SystemVerilog-based verification environments and methodologies such as UVM, assertions, constrained-random verification, and coverage-driven verification, along with Python-based automation and modern verification infrastructure workflows. Experience applying AI-assisted techniques to improve silicon design or verification productivity, debug, coverage, automation, or workflow efficiency. Hands-on experience with Python, Linux, Git-based development workflows, and automation infrastructure. Experience with formal verification, low-power verification, performance verification, or subsystem-level verification. Experience with security-oriented silicon subsystems, including crypto engines, memory protection, secure boot, trusted execution, or related hardware security domains. Experience with emulation platforms such as Palladium. Experience leading or working in teams that include both design and verification engineers. Familiarity with physical design considerations, synthesis, constraints, timing closure, or design handoff flows. Proven problem-solving, communication, ownership, and cross-team collaboration skills. ## At a glance - Posted by the employer: Oct 6, 2026 - First seen by OpenNash: Aug 21, 2026 - Last checked: Oct 18, 2026 - Listed for: 58 days - Location: Israel, Tel Aviv, Herzliya, Multiple Locations[Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556955421) ## More jobs at Microsoft ### [Software Engineer - WSSI Team (Windows Silicon System Integration)](https://jobs.opennash.com/companies/microsoft/jobs/667f97d4cc1e61e1aa6b/) Israel, Tel Aviv, Herzliya, Multiple Locations ### [Associate Creative Director, Art & Film](https://jobs.opennash.com/companies/microsoft/jobs/33d9c9ae5297dd195f2e/) United States, Washington, Redmond, California, Mountain View ### [Creative Director, Art & Film](https://jobs.opennash.com/companies/microsoft/jobs/24d2e1b5e41ee5c14772/) United States, California, Mountain View, Washington, Seattle ### [Creative Director, Copy - Windows, Surface & Services](https://jobs.opennash.com/companies/microsoft/jobs/0b6be9f3cf6548eea132/) United States, Washington, Redmond, California, Mountain View ### [Creative Director, Design](https://jobs.opennash.com/companies/microsoft/jobs/ac15d74d54b21dd4881a/) United States, California, Mountain View, Washington, Redmond ## Similar jobs at other companies ### [RISCV CPU Design Verification Principal Manager/ Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/312f1b332fbcaab058e8/) Qualcomm · Bangalore, India ### [SoC Design Verification Engineer (Up to Principal Level)](https://jobs.opennash.com/companies/qualcomm/jobs/07fc1a63fb397059f4c8/) Qualcomm · Ho Chi Minh, Hồ Chí Minh, Vietnam ### [Principal Staff Silicon Design Engineer - DDR Verification](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/37926bf9174b333870ed/) Advanced Micro Devices (AMD) · Singapore ### [Silicon SoC Design Verification Engineer, HSIO](https://jobs.opennash.com/companies/alphabet/jobs/978b9258032ae4107199/) Alphabet · Bengaluru, Karnataka, India ### [Design Verification Manager, Silicon](https://jobs.opennash.com/companies/alphabet/jobs/8088a4758d26fac16e49/) Alphabet · Bengaluru, Karnataka, India [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)