[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Microsoft jobs](https://jobs.opennash.com/companies/microsoft/) · [Search jobs](/search/)

Microsoft · India, Multiple Locations

# Design Verification Engineer II

India, Multiple Locations Design 

Listed on Microsoft’s official careers site. Posted August 6, 2026. Check that it is still open and apply there.
[Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556957365)

[OpenNash Jobs](https://jobs.opennash.com/) / [Microsoft](https://jobs.opennash.com/companies/microsoft/) / Design Verification Engineer II

## Job description

The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.

Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry leading formal tools Develop tests using UVM or C/C++ Analyse and debug test failures with designers to deliver functionally correct design. Identify and write functional coverage for stimulus and corner cases. Close coverage to plug verification holes and meet tape out requirements. 3 or more years of experience in design verification with a proven track record of delivering complex CPU or

SoC IP's knowledge of verification principles, testbenches, stimulus generation, and UVM or C++ based test environments. good understanding of computer architecture Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments Scripting language such as Python or Perl

## At a glance
- Posted by the employer: Aug 6, 2026
- First seen by OpenNash: Aug 21, 2026
- Last checked: Oct 18, 2026
- Listed for: 73 days
- Location: India, Multiple Locations[Apply on Microsoft’s careers site →](https://apply.careers.microsoft.com/careers/job/1970393556957365)

## More jobs at Microsoft

### [Design Verification Engineer- Senior / Principal](https://jobs.opennash.com/companies/microsoft/jobs/43c27ab4c1905f8b3126/)

India, Multiple Locations

### [Product Design INTERN](https://jobs.opennash.com/companies/microsoft/jobs/24ad7aac74936525b3a7/)

India, Multiple Locations

### [Customer Success Account Manager](https://jobs.opennash.com/companies/microsoft/jobs/368a1897b2a6865e412d/)

India, Multiple Locations

### [Data Science INTERN](https://jobs.opennash.com/companies/microsoft/jobs/05dc16b734f12102620a/)

India, Multiple Locations

### [Principal Consultant Data AI](https://jobs.opennash.com/companies/microsoft/jobs/19878fa774a44a727493/)

India, Multiple Locations

## Similar jobs at other companies

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers](https://jobs.opennash.com/companies/synopsys/jobs/20c73d34cbd8b7178cdd/)

Synopsys · Delhi, India

### [Railway Signalling Design and Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/8486d1de1ea3cf0a5622/)

Siemens 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)