[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) Micron Technology · San Jose, CA # Principal Design Engineer San Jose, CA Full-time Senior individual contributor Design Listed on Micron Technology’s official careers site. Posted October 29, 2026. Check that it is still open and apply there. [Apply on Micron Technology’s careers site →](https://micron.wd1.myworkdayjobs.com/External/job/San-Jose-CA/Principal-Design-Engineer_JR115220) [OpenNash Jobs](https://jobs.opennash.com/) / [Micron Technology](https://jobs.opennash.com/companies/micron-technology/) / Principal Design Engineer ## Job description Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Micron’s Non-Volatile Engineering Group (NVEG) develops best-in-class NAND memory products in die size, performance, reliability and power! NVEG is embedding AI across the entire design flow, and we are looking for engineers who use AI daily and actively reshape engineering workflows around it. ### Position Overview As a Principal Design Engineer on the NAND datapath team, you will lead architecture and design of the internal datapath between the page buffer and IO: wave-pipelined buses, flop-to-flop timing, FIFOs, dataline sensing, column repair and clocking. You will use AI daily to accelerate design, timing closure and verification, help bring STA-based semi-custom methodology into a simulation-only flow, and set technical direction as a recognized leader! ### What’s Encouraged Daily Datapath architecture: Define, design and verify internal datapath blocks (page buffer-to-IO data buses, wave pipelines, FIFOs, SER/DES front ends and datapath clocking) to meet bandwidth, timing and power targets. ### Timing closure Architect and close wave-pipelined and flop-to-flop paths, including setup/hold, skew/jitter budgets, PVT delay tracking, and delay trims across PVT and aging. ### Dataline sensing Design dataline sense amps and precharge/latch sensing, covering offset, Monte Carlo/high-sigma margin, coupling and IR drop. ### Array repair & redundancy Design column repair, fuse/repair storage and redundancy muxing with no bandwidth or timing penalty; verify all repair configurations with test, PE and FW. Use AI daily for RTL generation, scripting, and timing/waveform analysis. Develop specs and checklists that AI can process. Build agents to automate timing, Monte Carlo, and repair-coverage checks. ### Semi-custom methodology Lead the move from SPICE-only closure to a semi-custom flow with characterized custom cells, SDC/STA sign-off, STA-to-SPICE correlation, and synthesis/APR/ECO flows. ### Physical co-design Drive floorplan, bus routing and RC-aware delay matching with layout, and correlate post-layout timing. ### AI & technical leadership Champion AI adoption and standard processes, define interface specs with multi-functional teams, support silicon debug, and mentor engineers. ### Minimum Qualifications BS/MS in EE or related field with 8+ years in memory datapath, SRAM or high-speed custom design. Deep expertise in flop-to-flop and wave-pipelined timing closure (setup/hold, skew, min/max delay, PVT margin). Experience in sense amp, dataline or SRAM read/write design, including Monte Carlo/high-sigma verification. Proven collaboration with layout on floorplanning, extraction and post-layout timing correlation. Daily hands-on AI use, with concrete examples of AI-based workflows (prompts, scripts or agents) that improved productivity or design outcomes. ### Preferred Qualifications NAND/DRAM/SRAM periphery experience: page buffer, column decoder, global data bus, or array-to-IO pipeline. Memory repair and redundancy design, and its impact on yield, area, timing and test time. Timing-adjustment techniques (delay trims, DLL/DCC, training) and aging effects (NBTI/HCI). Building AI agents, LLM/RAG pipelines or ML models for IC design, verification or debug. Sophisticated CMOS device physics, mismatch modeling (BSIM), and low-power techniques (clock/power gating, leakage). Solid understanding of STA and semi-custom flows mixing custom and standard-cell logic. The US base salary range that Micron Technology estimates it could pay for this full-time position is: $181,000.00 - $308,000.00 a year Additional compensation may include benefits, bonuses and equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits. Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws. To learn about your right to work click here. To learn more about Micron, please visit micron.com/careers US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3) Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron. ### AI alert Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification. ### Fraud alert Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc. ## At a glance - Posted by the employer: Oct 29, 2026 - First seen by OpenNash: Oct 25, 2026 - Last checked: Nov 1, 2026 - Listed for: 7 days - Location: San Jose, CA - Employment type: Full-time[Apply on Micron Technology’s careers site →](https://micron.wd1.myworkdayjobs.com/External/job/San-Jose-CA/Principal-Design-Engineer_JR115220) ## Hiring at Micron Technology - Open jobs: 2,907 - New in the last 7 days: After two weekly collections - Tracked since: Jul 10, 2026 [All Micron Technology jobs](https://jobs.opennash.com/companies/micron-technology/) · [Weekly hiring report](/reports/hiring/) ## More jobs at Micron Technology ### [Layout Designer](https://jobs.opennash.com/companies/micron-technology/jobs/bcf3613bd408ebabc33d/) San Jose, CA ### [Non-Volatile Memory Design Architecture Lead](https://jobs.opennash.com/companies/micron-technology/jobs/2776cab5932a37f60386/) San Jose, CA ### [Principal Design Automation Engineer](https://jobs.opennash.com/companies/micron-technology/jobs/27a17f7e15424bbe1568/) San Jose, CA ## Similar jobs at other companies ### [Thermal Design Engineer - Lead Principal](https://jobs.opennash.com/companies/infineon-technologies/jobs/86cb002cf2cb31b22557/) Infineon Technologies · San Jose, CA ### [Circuit Design Engineer, Principal](https://jobs.opennash.com/companies/lockheed-martin/jobs/78cd34d8da60b7b89600/) Lockheed Martin · Goleta, CA ### [Principal ASIC Design Engineer](https://jobs.opennash.com/companies/fortinet/jobs/9286f067ac1219e2ec7e/) Fortinet · Sunnyvale, CA, United States ### [Senior Principal Hardware Design Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/fdf102e728dac78ede8c/) BAE Systems · Austin, Texas, United States ### [Principal or Senior Quantum Engineer - Readout Design](https://jobs.opennash.com/companies/microsoft/jobs/484a6e8827b87cab2f3f/) Microsoft · United States, Washington, Redmond OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.