[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/) Meta Platforms · Sunnyvale, CA +3 more # SOC Architect, Reality Labs Silicon Sunnyvale, CA +3 more Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1969235800437950/) [OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / SOC Architect, Reality Labs Silicon ## Job description Reality Labs focuses on delivering Meta's vision through creating advanced AR/AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual worlds will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. As an SoC Architect, you will play a key role in driving top-level chip architecture that meets the power and size constraints of wearable devices. ## Responsibilities - Define and drive SoC-level architecture for AR or AI wearable chips, including compute subsystems, memory hierarchy, interconnect topology, and power delivery strategies - Lead architectural exploration and trade-off analysis across heterogeneous compute blocks, including CPU, GPU, vision, audio, and ML accelerators - Collaborate with algorithms, firmware, and software teams to drive hardware-software co-design decisions - Partner with IP vendors, power and performance architects, IP architects, and internal design teams to evaluate and integrate third-party and custom IP blocks into the SoC architecture - Develop architectural specifications, interface definitions, and design guidelines that guide RTL implementation and physical design teams - Provide architectural leadership and technical direction to other engineers across silicon, systems, and platform teams working on wearable device programs - Contribute to long-term silicon roadmap planning by evaluating emerging process technologies, memory technologies, and compute paradigms relevant to AR/VR applications ## Qualifications - Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience - 8+ years of experience in SoC architecture, microarchitecture definition, or system-level hardware design for consumer electronics or mobile/wearable platforms Experience architecting heterogeneous SoCs, encompassing CPU, GPU, neural processing, and hardware accelerator subsystems Expertise with high-speed I/O interfaces such as PCIe, USB, and LPDDR Experience with memory subsystem architecture, including cache hierarchy design, DRAM interface optimization, and on-chip interconnect (NoC) design Experience collaborating across hardware, firmware, and software disciplines to drive hardware-software co-design for real-time or latency-constrained workloads Experience architecting silicon for AR, VR, or wearable devices with stringent power and thermal constraints Experience with AI/ML accelerator architecture and optimizing memory hierarchy for neural network workloads for on-device inference - Familiarity with advanced process node design considerations (e.g., 5nm and below) and their implications for SoC architecture decisions Experience with system MMUs and hardware security ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Sunnyvale, CA +3 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1969235800437950/) ## More jobs at Meta Platforms ### [Silicon Performance Architect, Reality Labs](https://jobs.opennash.com/companies/meta-platforms/jobs/2bc9075ff3c69f3c1a28/) Sunnyvale, CA +3 more ### [Silicon Power Architect, Reality Labs](https://jobs.opennash.com/companies/meta-platforms/jobs/da21c0f7aedb40ffd64a/) Sunnyvale, CA +3 more ### [Design Verification Engineer, Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/7f93c1751ac77c7a2081/) Sunnyvale, CA +3 more ### [GFX/Display IP Digital Design Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/15bdf6a0665cc93a0d52/) Sunnyvale, CA +3 more ### [Physical Design Engineer, Reality Labs Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/9c38ad012b7e9e068cbd/) Sunnyvale, CA +3 more ## Similar jobs at other companies ### [FAST Labs Chief Software Architect](https://jobs.opennash.com/companies/bae-systems/jobs/ede2bc0549e554700a80/) BAE Systems · Merrimack, New Hampshire, United States ### [SOC Power Architect](https://jobs.opennash.com/companies/qualcomm/jobs/7d05beb0a18aa3733c77/) Qualcomm · San Diego, California, United States of America ### [Lead SoC Performance Architect](https://jobs.opennash.com/companies/qualcomm/jobs/ba834bb8c7e0f92045b4/) Qualcomm · Santa Clara, California, United States of America ### [SOC Top Level Physical Design Engineer, Annapurna Labs](https://jobs.opennash.com/companies/amazon/jobs/f3d08bce5edefc9f3aec/) Amazon · US, CA, Cupertino ### [Sr. SoC Power Engineer, Annapurna Labs - Cloud Scale Machine Learning](https://jobs.opennash.com/companies/amazon/jobs/269f7e09727026e1dc8d/) Amazon · US, CA, Cupertino OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)