[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Meta Platforms · Sunnyvale, CA +3 more

# Design Verification Engineer, Silicon

Sunnyvale, CA +3 more Design 

Listed on Meta Platforms’s official careers site. Listed as of November 1, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2103489196952977/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / Design Verification Engineer, Silicon

## Job description

Meta Reality Labs is building custom silicon to power the next generation of augmented and virtual reality devices, including headsets and wearables. As a Design Verification Engineer on the silicon team, you will be responsible for ensuring the functional correctness and quality of complex custom chips that enable immersive AR/VR experiences. In this role, you will develop and execute comprehensive verification strategies for digital logic blocks and subsystems, working closely with design, architecture, and software teams to bring high-performance, low-power silicon from specification to tape-out.

## Responsibilities
- Develop and own verification plans for digital logic blocks, subsystems or SoCs within custom AR/VR and AI silicon, covering functional coverage, corner cases, and compliance requirements
- Design and implement constrained-random UVM testbenches to verify complex RTL designs including processors, interconnects, memory controllers, multimedia accelerators, AI accelerators and full SoCs
- Define and close functional coverage models and code coverage metrics to ensure thorough verification of design intent
- Collaborate with cross functional teams to define verification plans and close coverage
- Develop and maintain simulation infrastructure, regression frameworks, and automated test frameworks to support continuous integration of design changes
- Perform formal verification and property checking on critical design blocks to complement simulation-based verification Debug failing simulations and regressions by analyzing waveforms, log files, and RTL code to root-cause design or testbench issues
- Partner with post-silicon validation and firmware teams to develop pre-silicon test content that transitions to hardware bring-up
- Contribute to verification methodology improvements, including reusable verification collaterals and shared infrastructure across the silicon team Track and report verification progress, coverage closure status, and risk areas to design and program management stakeholders

## Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of experience in digital design verification, including development of UVM-based constrained-random testbenches for RTL blocks, subsystems or SoCs
- 6+ years of experience with hardware description and verification languages including SystemVerilog and/or VHDL Experience with defining and closing functional coverage models and code coverage metrics for complex digital designs Experience with debugging RTL simulations using waveform analysis tools and log-based root-cause analysis Experience with scripting languages such as Python or Perl for test automation, regression management, or coverage analysis Experience with HW/SW interoperability verification and firmware validation Experience with post-silicon validation, hardware bring-up, or transitioning pre-silicon test content to physical hardware Experience verifying silicon for mobile, wearable, or consumer electronics SoCs, including low-power design verification techniques and performance
- Familiarity with formal verification tools and methodologies
- Familiarity with agentic AI flows Experience with CPUs, AI accelerators, Security, Interconnect and memory controllers Experience with full SoC verification and bare metal based frameworks

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 1, 2026
- Listed for: 7 days
- Location: Sunnyvale, CA +3 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2103489196952977/)

## Hiring at Meta Platforms
- Open jobs: 1,310
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 11, 2026

[All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Meta Platforms

### [Digital Design Engineer, Interconnect](https://jobs.opennash.com/companies/meta-platforms/jobs/cb6a5e0541888928e40f/)

Sunnyvale, CA +3 more

### [Digital Design Engineer, SoC Chassis](https://jobs.opennash.com/companies/meta-platforms/jobs/9eca6d9b33d0b06f4ec5/)

Sunnyvale, CA +3 more

### [GFX/Display IP Digital Design Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/15bdf6a0665cc93a0d52/)

Sunnyvale, CA +3 more

### [Physical Design Engineer, Reality Labs Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/9c38ad012b7e9e068cbd/)

Sunnyvale, CA +3 more

## Similar jobs at other companies

### [Senior Staff Engineer Pre-Silicon Verification AMS](https://jobs.opennash.com/companies/infineon-technologies/jobs/b1b1acf8bd970c896378/)

Infineon Technologies · Austin, TX, Andover, MA, USA, Warwick, RI

### [SOC Design Verification Engineer– Pre-Si/Post-Si Verification](https://jobs.opennash.com/companies/qualcomm/jobs/52cd325798071ca28842/)

Qualcomm · Tijuana, Baja California, Mexico

### [Senior FPGA/Silicon Design Engineer](https://jobs.opennash.com/companies/microsoft/jobs/64971b5dd3f0b00b95e0/)

Microsoft · United States, Washington, Redmond, California, Mountain View

### [Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/f59f04420880bd44e8b9/)

Microsoft · United States, North Carolina, Raleigh

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.