[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Bangalore, IN

# ASIC Engineer, Design

Bangalore, IN Full-time Design 

Listed on Meta Platforms’s official careers site. Posted October 15, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1053404071098338/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Engineer, Design

## Job description

The Infra Silicon team at Meta is responsible for designing and building in-house hardware accelerator Application-Specific Integrated Circuits (ASICs) to enhance Meta's computing with superior capacity and efficiency at lower power and cost. The team focuses on creating domain-specific System on Chips (SoCs) that enable Meta's data centers to execute computationally-intensive workloads, such as video transcoding and AI/ML, with higher performance and lower energy consumption.

They are organized into several key areas, including architecture & algorithms, design & micro-architecture, design verification, implementation & backend design, emulation/prototyping, and system on chip (SoC), which collaborate extensively with other teams to deliver comprehensive solutions for various technical domains.

## Responsibilities

Architecture exploration Micro-architecture development Soft and hard IP identification, selection and integration Collaboration with verification and emulation teams in test plan development and debug Collaboration with implementation team to close the design on timing and power

## Qualifications

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 8+ years of silicon development experience with experience of first-pass success in ASIC (Application-Specific Integrated Circuit)

### Development Experience in one of these skills

Micro-architecture and RTL development for complex control and data path IPs (Intellectual Properties), OR Experience in SoC (System on Chip) Micro-architecture, Design and Integration, OR Implementation, Power methodology development Experience with Verilog or System Verilog Lint, CDC (Clock Domain Crossing), Synthesis and Power Optimization Experience working across multiple projects Experience with scripting languages (TCL, Python, Perl, Shell-scripting) Experience in CPU, NOC (Network on Chip), Memory and Peripheral Subsystems Experience with Power Analysis and Optimization Experience in data path development Experience in HLS (High-Level Synthesis) Experience with Synthesis, Timing Closure and Formal Verification Methodology 15+ years of experience in silicon development

## At a glance
- Posted by the employer: Oct 15, 2026
- First seen by OpenNash: Oct 18, 2026
- Last checked: Oct 18, 2026
- Listed for: 3 days
- Location: Bangalore, IN
- Employment type: Full-time[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1053404071098338/)

## More jobs at Meta Platforms

### [ASIC Engineer Intern, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/43d8aede4f46318eebe6/)

Bangalore, IN

### [Product Designer — WhatsApp India](https://jobs.opennash.com/companies/meta-platforms/jobs/e811174857b380b76f11/)

Bangalore, IN

### [ASIC Engineer Intern, Implementation](https://jobs.opennash.com/companies/meta-platforms/jobs/f17b7c5a8def91a6fb36/)

Bangalore, IN

### [Data Scientist, Product](https://jobs.opennash.com/companies/meta-platforms/jobs/2f8f6d95fd5c607974e3/)

Bangalore, IN

### [Product Manager, WhatsApp - India](https://jobs.opennash.com/companies/meta-platforms/jobs/7c7d7593027fda4d0eb3/)

Bangalore, IN

## Similar jobs at other companies

### [ASIC/FPGA Design Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/b9ebab233b8dca4884ac/)

Qualcomm · Ottawa, Ontario, Canada

### [ASIC/FPGA Design Verification Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/f7cc8fb7b0460376d7d6/)

Qualcomm · Ottawa, Ontario, Canada

### [Sr. Lead ASIC design Engineer - Digital Design](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/6c6b694c70bacc9a74f5/)

NXP Semiconductors · Hyderabad

### [ASIC Verification & Validation Engineer](https://jobs.opennash.com/companies/sandisk/jobs/b95085e1cf95126531eb/)

Sandisk 

### [Experienced ASIC Verification Engineer](https://jobs.opennash.com/companies/sandisk/jobs/2e3bfeb099c126455dc1/)

Sandisk 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)