[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Sunnyvale, CA

# ASIC Design Engineer Intern

Sunnyvale, California, US Internship or early career Early career Design 

Listed on Meta Platforms’s official careers site. Posted October 14, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1406976394946562/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Design Engineer Intern

## Job description

Meta is seeking an ASIC Design Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently.

You will have an opportunity to participate in design and verification of advanced IPs using state of the art tools. Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators. This is a 12 week internship.

## Responsibilities
- Participate in Micro-architecture, Design, and Verification reviews and provide feedback
- Design and develop RTL or HLS code for some of the IPs
- Analyze designs and enhance PPA (Power, Performance, Area)
- Support and develop Verification Infrastructure, analyze and improve Verification Coverage Support Simulation accelerators and post-Silicon validation

## Qualifications

Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields Knowledge of Verilog or System Verilog or HLS Knowledge of Computer Architecture and Logic Design fundamentals Must obtain work authorization in country of employment at the time of hire, and maintain ongoing work authorization during employment

Intent to return to full-time degree program after completion of the internship Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields Experience with Lint, Synthesis, Formal or Physical Design tools Scripting capability with Python or Perl

Experience with High Performance Computing Experience with Digital Signal Processing Techniques Creativity and problem solving capabilities

## At a glance
- Posted by the employer: Oct 14, 2026
- First seen by OpenNash: Oct 18, 2026
- Last checked: Oct 18, 2026
- Listed for: 4 days
- Location: Sunnyvale, California, US
- Employment type: Internship or early career[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1406976394946562/)

## More jobs at Meta Platforms

### [ASIC Engineering Intern, Design Verification (Silicon Engineering)](https://jobs.opennash.com/companies/meta-platforms/jobs/7b1bfa7f54cd3cee30b0/)

Sunnyvale, California, US

### [Computer Vision Engineer Intern, Advanced Manufacturing (Reality Labs)](https://jobs.opennash.com/companies/meta-platforms/jobs/ab0609add66b2ab7682d/)

Sunnyvale, California, US

### [Display Engineering Intern](https://jobs.opennash.com/companies/meta-platforms/jobs/9d427931b432089dfb92/)

Sunnyvale, California, US

### [Manufacturing Test Engineering Intern, AI](https://jobs.opennash.com/companies/meta-platforms/jobs/1df97b6dff63eb1a179d/)

Sunnyvale, California, US

### [Manufacturing Test Engineering Intern, Field Requirements & Feedback](https://jobs.opennash.com/companies/meta-platforms/jobs/2c0a6886c71525fef9eb/)

Sunnyvale, California, US

## Similar jobs at other companies

### [ASIC & FPGA Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/4510ab87f7a931bd10e6/)

Lockheed Martin · Liverpool, NY

### [ASIC & FPGA Design Engineer Sr](https://jobs.opennash.com/companies/lockheed-martin/jobs/90d5256c62b52a8fdb0d/)

Lockheed Martin · Boulder, CO

### [ASIC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/99c4aabaf2f51a99dc1b/)

Qualcomm · San Diego, California, United States of America

### [Digital ASIC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/208c975103db0801757a/)

Qualcomm · San Diego, California, United States of America

### [Sr. ASIC Design Engineer, Blink/Ring ASIC Team](https://jobs.opennash.com/companies/amazon/jobs/bbe2656b43b44aa2cdc3/)

Amazon · US, MA, North Reading

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)