[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Meta Platforms · Taipei, Taiwan

# Physical Design & Signoff CAD Engineer

Taipei, Taiwan Design 

Listed on Meta Platforms’s official careers site. Listed as of November 1, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2325219948229698/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / Physical Design & Signoff CAD Engineer

## Job description

Meta's Silicon Engineering team is building custom silicon infrastructure to power the next generation of AI and data center workloads at scale. The Infra Silicon Physical Design CAD team develops and scales the RTL-to-GDSII implementation and signoff flows that our designers use to tape out large, high-performance SoCs on leading-edge process nodes. As an ASIC Engineer for a Physical Design & Signoff CAD Engineer you will own and advance our implementation and signoff methodology from synthesis, place and route, and PPA optimization through timing, physical, and reliability signoff; to build the infrastructure and AI-assisted automation that makes these flows fast, reproducible, and scalable across many designs and teams.

## Responsibilities
- Develop, deploy, and maintain the end-to-end RTL-to-GDSII physical design implementation flow, including synthesis, floorplanning, placement, CTS, routing, and PPA optimization
- Own and improve signoff methodology across static timing analysis, electromigration and IR drop analysis, physical verification, power analysis, logic equivalence checking, and SDC/UPF quality checks
- Support active tapeout programs on leading-edge process nodes, partnering with physical design, STA, and design teams to debug flow and signoff issues and drive them to closure
- Build and extend CAD infrastructure: flow execution harnesses, run-tracking and QoR dashboards, and design release / version control systems
- Develop scalable, AI-assisted tooling to automate flow setup, triage, QoR analysis, and optimization decisions Qualify new tool versions, technology collateral, and reference methodologies from EDA vendors and foundry partners
- Document methodology and enable designers through training, office hours, and support
- Collaborate with CAD, physical design, and silicon partner teams across multiple sites and time zones

## Qualifications
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience
- 2+ years of experience in physical design implementation and/or CAD methodology development Working knowledge of the overall RTL-to-GDSII physical design flow Hands-on experience with implementation flows including synthesis, place and route, and PPA optimization Experience with signoff flows in one or more of: static timing analysis, electromigration and IR drop analysis, physical verification, power analysis, logic equivalence checking, SDC quality checks, UPF quality checks Scripting and automation experience (e.g., Tcl, Python) applied to EDA flows Experience collaborating with design teams and debugging flow issues through to resolution Hands-on tapeout experience on leading-edge process nodes
- 3+ years of combined physical design implementation and CAD experience Experience building CAD infrastructure: flow execution harnesses, QoR/run dashboards, design release and version control systems Experience developing scalable systems that apply AI/ML to EDA or engineering workflows Experience working directly with EDA vendors and foundry partners on tool and collateral qualification Breadth across both implementation and signoff rather than a single stage Experience supporting large, multi-site SoC programs

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 1, 2026
- Listed for: 7 days
- Location: Taipei, Taiwan[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2325219948229698/)

## Hiring at Meta Platforms
- Open jobs: 1,310
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 11, 2026

[All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Meta Platforms

### [Global Supply Chain Operations Manager](https://jobs.opennash.com/companies/meta-platforms/jobs/0f8df7265dfcf1b66942/)

Taipei, Taiwan

### [Hardware Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/0021fcbdee63b1c907d3/)

Taipei, Taiwan

### [Hardware Engineer, Power](https://jobs.opennash.com/companies/meta-platforms/jobs/e26ce65f0947f450e808/)

Taipei, Taiwan

### [Hardware Systems Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/1e6e0ffb8570a9b147cb/)

Taipei, Taiwan

### [Head of Public Policy, Taiwan](https://jobs.opennash.com/companies/meta-platforms/jobs/3fdff3074f7252245ea3/)

Taipei, Taiwan

## Similar jobs at other companies

### [Senior Physical Design CAD](https://jobs.opennash.com/companies/cisco-systems/jobs/646f12182af96ef907e0/)

Cisco Systems · Caesarea, Israel

### [Silicon Physical Design CAD Engineer](https://jobs.opennash.com/companies/microsoft/jobs/d047141045a6e2b56e7a/)

Microsoft · India, Karnataka, Bangalore

### [Senior CAD Engineer – Physical Design Signoff](https://jobs.opennash.com/companies/intel/jobs/131f80a8198b9ecfe5f9/)

Intel · India, Bangalore

### [SoC Physical Design CAD Engineer (Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/de557e36c083dee95dbc/)

Qualcomm · Bangalore, India

### [Manager, Physical Design Circuit and Signoff CAD](https://jobs.opennash.com/companies/nvidia/jobs/2ce40dd77a798133815d/)

NVIDIA · Israel, Yokneam

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.