[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Remote, US +1 more

# AI Systems Engineer, Hardware Architecture

Remote, US +1 more Remote Full-time Operations 

Listed on Meta Platforms’s official careers site. Posted October 23, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/3204744659718122/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / AI Systems Engineer, Hardware Architecture

## Job description

Meta Reality Labs is seeking a principal-level AI Systems Engineer to define the hardware architecture strategy for next-generation AI-accelerated computing systems powering virtual and augmented reality products. In this role, you will shape the long-term silicon and systems roadmap for on-device AI inference and training workloads across wearables, headsets, and spatial computing platforms. A core focus of this role is driving the architecture of advanced imaging systems and camera pipelines that enable real-time perception, scene understanding, and mixed reality experiences.

You will drive architectural decisions that span custom silicon, memory subsystems, interconnects, image signal processors (ISPs), camera subsystems, and software-hardware co-design, ensuring Meta's AI hardware remains at the forefront of performance, efficiency, and capability for immersive computing experiences.

## Responsibilities
- Define multi-generation hardware architecture strategy for AI inference and training systems across VR, AR, and wearable device platforms
- Lead system-level architectural exploration and trade-off analysis across compute, memory hierarchy, interconnect fabric, and power delivery for on-device AI workloads Architect end-to-end camera and imaging pipelines, including sensor interfaces, ISP integration, and real-time image processing for computer vision and perception applications
- Drive hardware-software co-design initiatives by partnering with silicon engineering, firmware, camera systems, and ML platform teams to optimize end-to-end AI and imaging pipeline performance
- Define architectural requirements for camera subsystems including multi-camera synchronization, depth sensing, and low-latency visual processing for AR/VR applications
- Establish architectural requirements and performance targets for custom AI accelerators, ISPs, SoCs, and supporting subsystems in spatial computing devices
- Develop and maintain system performance models and simulation frameworks to evaluate architectural decisions against real-world AI and imaging workload characteristics
- Provide architectural guidance and technical direction across hardware engineering organizations, aligning imaging and AI roadmaps with product and research priorities
- Identify and resolve system-level bottlenecks in imaging latency, AI inference throughput, and energy efficiency for wearable and headset form factors
- Engage with external silicon partners, camera module vendors, and research institutions to evaluate emerging imaging technologies and incorporate them into long-range architecture plans
- Communicate architectural vision and technical rationale to executive leadership and cross-functional stakeholders through written proposals and design reviews

## Qualifications
- 12+ years of experience in hardware systems architecture, with a focus on AI, ML, imaging systems, or high-performance compute systems Deep expertise in camera pipeline architecture, including image signal processing (ISP), sensor integration, and end-to-end imaging system design Experience defining SoC or system-level architecture for AI inference or training workloads, including memory subsystem design, compute hierarchy, and interconnect topology Experience architecting imaging subsystems for real-time computer vision applications, including multi-camera systems, depth sensing, and visual-inertial odometry Experience with hardware-software co-design methodologies for on-device AI and imaging workloads, including familiarity with ML compiler stacks and ISP tuning workflows Experience developing system performance models and using simulation or analytical frameworks to evaluate architectural trade-offs at scale
- Track record of driving multi-year hardware architecture roadmaps for imaging and AI systems and influencing silicon strategy across large engineering organizations
- Familiarity with custom silicon development flows for imaging and AI accelerators, including architecture-to-RTL handoff, physical design constraints, and post-silicon validation Experience architecting AI and imaging systems for power- and area-constrained wearable or mobile devices, including VR headsets, AR glasses, or similar spatial computing platforms Expertise in computational photography pipelines, HDR processing, and neural ISP architectures Background in collaborating with ML research and camera teams to translate novel imaging algorithms and model architectures into hardware-efficient deployment targets Experience evaluating and integrating emerging memory technologies (e.g., HBM, LPDDR5X, in-memory compute) into AI and imaging system architectures

## At a glance
- Posted by the employer: Oct 23, 2026
- First seen by OpenNash: Oct 25, 2026
- Last checked: Oct 25, 2026
- Listed for: 2 days
- Location: Remote, US +1 more
- Work arrangement: Remote
- Employment type: Full-time[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/3204744659718122/)

## Hiring at Meta Platforms
- Open jobs: 1,279
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 11, 2026

[All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Meta Platforms

### [AI/HPC Network Performance Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/5e3230b62298cd91c095/)

Menlo Park, CA

### [ASIC DV Engineer, Simulation Acceleration and Hybrid Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/51c8eb43b2d886030c55/)

Bangalore, India

### [ASIC Engineer Intern - Infra Silicon Enablement](https://jobs.opennash.com/companies/meta-platforms/jobs/618e1500bf6f2edaa025/)

Bangalore, India

### [ASIC Engineer Intern, Architecture](https://jobs.opennash.com/companies/meta-platforms/jobs/2863c97e72eed2694acb/)

Sunnyvale, CA +1 more

### [ASIC Engineer Intern, Implementation](https://jobs.opennash.com/companies/meta-platforms/jobs/f17b7c5a8def91a6fb36/)

Bangalore, India

## Similar jobs at other companies

### [Systems Engineer - Hardware Systems- E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/197ed5bba715ba05d3b0/)

Lockheed Martin · Owego, NY

### [Systems Engineer, Sr (Architecture & Design)](https://jobs.opennash.com/companies/lockheed-martin/jobs/f1285537d938eb805189/)

Lockheed Martin · Mount Laurel, NJ

### [Architecture Systems Engineer II](https://jobs.opennash.com/companies/bae-systems/jobs/95f15386796cf7e542c8/)

BAE Systems · Hill AFB, Utah, United States

### [Lead Infrastructure Engineer - Hardware and Systems Engineer](https://jobs.opennash.com/companies/jpmorganchase/jobs/280cd88f7fa80b2d97ea/)

JPMorganChase · Jersey City, NJ, United States

### [Baseband Hardware/Systems Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/01141ed253d346e92b08/)

Qualcomm · San Diego, California, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)