[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Sunnyvale, CA +1 more

# ASIC Engineer, Design Verification

Sunnyvale, CA +1 more Design 

Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1063449896341082/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Engineer, Design Verification

## Job description

Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with experienced engineers across the industry, focused on developing ASIC solutions for Meta’s data center applications.

You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.

## Responsibilities
- Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
- Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring design quality meets defined verification and coverage goals
- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

## Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
- 6+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience working across and building relationships with cross-functional design, model and emulation teams Experience with revision control systems like Mercurial(Hg), Git or SVN Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
- Track record of 'first-pass success' in ASIC development cycles Experience with micro-architectural performance verification Experience verifying GPU/CPU designs Experience with verification of ARM/RISC-V based sub-systems or SoCs Experience in development of UVM based verification environments from scratch Experience with IP or integration verification of high-speed interfaces like PCIe, RoCE, DDR, HBM, Ethernet Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 99 days
- Location: Sunnyvale, CA +1 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1063449896341082/)

## More jobs at Meta Platforms

### [ASIC Engineer, Design](https://jobs.opennash.com/companies/meta-platforms/jobs/83d9b22877a2d98cb8a6/)

Sunnyvale, CA +1 more

### [ASIC Engineer, Design for Test](https://jobs.opennash.com/companies/meta-platforms/jobs/71239b9594888d2576a3/)

Sunnyvale, CA +1 more

## Similar jobs at other companies

### [ASIC Design Verification Engineer (Santa Clara, CA)](https://jobs.opennash.com/companies/qualcomm/jobs/ff2a97a9facc09977ec8/)

Qualcomm · Santa Clara, California, United States of America

### [ASIC & FPGA Verification Engineer Stf - E4](https://jobs.opennash.com/companies/lockheed-martin/jobs/58c48e168348ca7316aa/)

Lockheed Martin · Denver, CO, Sunnyvale, CA

### [ASIC & FPGA Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/4510ab87f7a931bd10e6/)

Lockheed Martin · Liverpool, NY

### [SOC Design Verification Engineer– Pre-Si/Post-Si Verification](https://jobs.opennash.com/companies/qualcomm/jobs/52cd325798071ca28842/)

Qualcomm · Tijuana, Baja California, Mexico

### [ASIC Design Verification Engineer, Amazon Leo](https://jobs.opennash.com/companies/amazon/jobs/3fb192b4b62ec2921de0/)

Amazon · US, TX, Austin

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)