[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Sunnyvale, CA

# ASIC Implementation Engineer, Static Verification

Sunnyvale, CA Operations 

Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1600283378263128/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Implementation Engineer, Static Verification

## Job description

Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.

## Responsibilities

Perform Flat and Hierarchical Clock Domain Crossing and work with the designers to analyze the complex clock domain crossings and sign off the CDC Perform Flat and Hierarchical Reset Domain crossing Checks. Understand the Reset-Architecture by working with Design and FW teams and develop reset groups and the corresponding reset sequence for RDC Perform RTL Lint and work with the

Designers to create waivers Perform RTL DFT Analysis and improve the DFT coverage for Stuck-at faults Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power Developing Automation scripts and Methodology for all FE-tools including (Lint, CDC, RDC,) Work closely with the Design Engineers, DV Engineers, and Emulation Engineers in supporting them with the handoff tasks.

Interact with Physical Design Engineers and provide them with timing/congestion feedback

## Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience Currently has a Bachelor's degree in Computer Science, Computer Engineering, a relevant technical field, or equivalent practical experience
- 6+ years of experience in static verification tools Experience with Lint, Clock Domain and Reset Domain crossing Experience with SOC CDC signoff
- Knowledge of SOC integration (clocking, reset, PLL, etc.)
- Knowledge of front-end ASIC flows Experience with RTL design using SystemVerilog or other HDL Experience with communicating across functional internal teams and vendors Experience with Netlist-CDC Analysis and improving MTBF Experience with SOC Design Integration and Front-End Implementation Scripting and programming experience using Perl/Python, TCL, and Make Experience with developing structural rule based checks for RTL & Netlist Experience with Design Compiler, Spyglass, PrimeTime, Formality, or equivalent tools
- Knowledge of Timing/physical libraries, SRAM Memories

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Sunnyvale, CA[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1600283378263128/)

## More jobs at Meta Platforms

### [ASIC Validation Engineer, Network Validation & Characterization](https://jobs.opennash.com/companies/meta-platforms/jobs/6f84a078ca80d8b450aa/)

Sunnyvale, CA

### [ASIC Validation Engineer, Power Validation & Characterization](https://jobs.opennash.com/companies/meta-platforms/jobs/5d9ce53662d093a0f5eb/)

Sunnyvale, CA

### [Audio Electrical Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/e6f5299cb79393a83514/)

Sunnyvale, CA

### [CAD and Integration Engineer, Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/30ceb2a5b1665f8ae267/)

Sunnyvale, CA

### [Camera System Engineer](https://jobs.opennash.com/companies/meta-platforms/jobs/ad3f5d9beded781f03e3/)

Sunnyvale, CA

## Similar jobs at other companies

### [ASIC & FPGA Design Engineer Sr - E3](https://jobs.opennash.com/companies/lockheed-martin/jobs/81babce9059d23e10bdd/)

Lockheed Martin · Sunnyvale, CA

### [Senior Principal ASIC Implementation Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/c616ca525c5d712aed4c/)

BAE Systems · Manassas, Virginia, United States

### [Physical Design Engineer, FullChip/ASIC Implementation](https://jobs.opennash.com/companies/alphabet/jobs/13b5822315e04d3d2b1e/)

Alphabet · Mountain View, CA, USA

### [Senior Physical Design Engineer, FullChip/ASIC Implementation](https://jobs.opennash.com/companies/alphabet/jobs/b5e268ff9d065e772c98/)

Alphabet · Mountain View, CA, USA

### [ASIC Design Engineer — IP Integration & Implementation](https://jobs.opennash.com/companies/apple/jobs/e078a4aa660867e58e21/)

Apple · Sunnyvale, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)