[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/) Meta Platforms · Sunnyvale, CA +1 more # ASIC Engineer, Implementation - Timing Sunnyvale, CA +1 more Operations Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2147375966212784/) [OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Engineer, Implementation - Timing ## Job description Meta's Infrastructure Silicon team is seeking an ASIC Implementation Engineer specializing in timing to help design and deliver custom silicon for data center applications. In this role, you will drive static timing analysis and timing closure across complex System on Chip designs, working at the intersection of front-end and back-end implementation to ensure our infrastructure chips meet performance, power, and area targets at advanced process nodes. ## Responsibilities - Develop and maintain timing constraints (SDC) for complex SoC designs, including clock definitions, input/output delays, multicycle paths, and false paths - Perform static timing analysis using industry-standard sign-off tools to identify and resolve setup, hold, and clock skew violations across hierarchical design blocks - Drive timing closure through collaboration with physical design engineers, providing guidance on placement, routing, and clock tree synthesis to meet timing targets - Analyze and debug timing paths across multiple clock domains, identifying critical paths and recommending RTL or physical implementation optimizations - Generate and validate timing reports for sign-off across process, voltage, and temperature corners, including on-chip variation analysis - Develop and maintain timing exception methodologies and waiver processes in coordination with design and verification teams - Contribute to the development and improvement of timing closure scripts and automation flows using scripting languages to increase efficiency and repeatability Interface with foundry and library teams to characterize and integrate timing libraries, including standard cells, memories, and hard IP Support design handoff between front-end and back-end teams by providing timing-aware synthesis netlists and constraint validation ## Qualifications Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta Currently has a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience - 2+ years of experience in ASIC implementation with a focus on static timing analysis and timing closure Experience with industry-standard static timing analysis and sign-off tools such as PrimeTime or equivalent Experience developing and validating SDC timing constraints for complex SoC or IP designs Experience with logic synthesis tools and timing-driven optimization techniques Experience scripting in Python, Tcl, or Perl to automate timing analysis and reporting flows Experience with RTL design or synthesis using SystemVerilog or other hardware description languages Experience with timing closure at advanced process nodes (7nm or below), including on-chip variation and multi-corner multi-mode analysis - Familiarity with physical design concepts such as placement, routing, and parasitic extraction as they relate to timing closure Experience with clock tree synthesis and clock network optimization in the context of timing sign-off ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Sunnyvale, CA +1 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/2147375966212784/) ## More jobs at Meta Platforms ### [ASIC Engineer Intern, Architecture](https://jobs.opennash.com/companies/meta-platforms/jobs/2863c97e72eed2694acb/) Sunnyvale, CA +1 more ### [ASIC Engineer, Architecture Kernel Development](https://jobs.opennash.com/companies/meta-platforms/jobs/112436cfade49be097c7/) Sunnyvale, CA +1 more ### [ASIC Engineer, Foundry and IP](https://jobs.opennash.com/companies/meta-platforms/jobs/de876ffd0c4edebee0a7/) Sunnyvale, CA +1 more ### [ASIC Engineer, Performance Architecture and Modeling](https://jobs.opennash.com/companies/meta-platforms/jobs/db2725173e3d52120cdf/) Sunnyvale, CA +1 more ### [ASIC Engineer, Power](https://jobs.opennash.com/companies/meta-platforms/jobs/c096c85f7543528786fb/) Sunnyvale, CA +1 more ## Similar jobs at other companies ### [ASIC Timing and Methodology Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/9a3a66e840e1ae3025fb/) Qualcomm · Tijuana, Baja California, Mexico ### [ASIC DTCO, Timing and Technology Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/52c419909b5cd0604d82/) Qualcomm · San Diego, California, United States of America ### [Senior Principal ASIC Implementation Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/c616ca525c5d712aed4c/) BAE Systems · Manassas, Virginia, United States ### [ASIC Physical Design Engineer — Synthesis and Timing – (Associate or Experienced)](https://jobs.opennash.com/companies/boeing/jobs/8467bf693e3bdf47fedf/) Boeing · USA - El Segundo, CA ### [Staff Engineer, Timing](https://jobs.opennash.com/companies/samsung-electronics/jobs/a3b4d810198bc0a1ca54/) Samsung Electronics · Austin, TX, USA OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)