[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Bangalore, IN

# ASIC Engineer Intern, Physical Design

Bangalore, IN Internship or early career Early career Design 

Listed on Meta Platforms’s official careers site. Posted October 27, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1823027662342331/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Engineer Intern, Physical Design

## Job description

Meta is seeking an ASIC Engineer Intern to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently. You will have an opportunity to participate in design implementation, physical design, and design power estimation/management using state of the art tools.

Come work and learn alongside our expert ASIC engineers to build “Green” data center accelerators. Internships are twelve (12) to sixteen (16) weeks long.

## Responsibilities

Participate in Design Implementation, Physical Design, and Design Power activities and provide feedback. Contribute to optimizing RTL for some of the IPs to achieve best in class PPA (Power, Performance, Area), and support implementation and physical design of the same. Contribute to develop unique recipes to achieve the best PPA using various physical design strategies. Develop scripts, tools, and methods to enhance PPA (Power, Performance, Area).

Support and develop EDA Infrastructure, and help improve designer productivity.

## Qualifications

Currently has, or is in the process of obtaining, a Bachelor's degree in Electrical Engineering, Computer Engineering or related engineering fields
- Knowledge of Computer Architecture, Logic
- Design and Device Physics fundamentals
- Knowledge of Verilog, System verilog
- Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment Intent to return to degree-program after the completion of the internship Currently has, or is in the process of obtaining, a Masters or PhD degree in Electrical Engineering, Computer Engineering or related engineering fields Experience with Synthesis and Physical
- Design flows and methodologies Scripting capability with TCL and Python Experience with High Performance Computing Experience with Digital Design Techniques Creativity and problem solving capabilities

## At a glance
- Posted by the employer: Oct 27, 2026
- First seen by OpenNash: Nov 1, 2026
- Last checked: Nov 1, 2026
- Listed for: 5 days
- Location: Bangalore, IN
- Employment type: Internship or early career[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1823027662342331/)

## Hiring at Meta Platforms
- Open jobs: 1,310
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 11, 2026

[All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Meta Platforms

### [ASIC Engineer, Physical Design CAD](https://jobs.opennash.com/companies/meta-platforms/jobs/454d02c2ae6700b5ffeb/)

Bangalore, IN

### [Product Manager, Enterprise Solutions](https://jobs.opennash.com/companies/meta-platforms/jobs/7911c81a4e5d15f8919f/)

Bangalore, IN

### [ASIC Design Verification Engineer, DFT](https://jobs.opennash.com/companies/meta-platforms/jobs/254e3415927cb7b20230/)

Sunnyvale, CA +1 more

### [ASIC Engineer Intern, Design](https://jobs.opennash.com/companies/meta-platforms/jobs/b7ed75c63c004fdd6244/)

Bangalore, India

### [ASIC Engineer Intern, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/43d8aede4f46318eebe6/)

Bangalore, India

## Similar jobs at other companies

### [ASIC Engineer - Block Level Physical Design Engineer - Armenia - ETR](https://jobs.opennash.com/companies/cisco-systems/jobs/1d172182ef24e9a32db8/)

Cisco Systems · Armenia

### [ASIC/FPGA Design Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/b9ebab233b8dca4884ac/)

Qualcomm · Ottawa, Ontario, Canada

### [ASIC/FPGA Design Verification Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/f7cc8fb7b0460376d7d6/)

Qualcomm · Ottawa, Ontario, Canada

### [Senior ASIC Digital Engineer (SOC Design) 5-8 years](https://jobs.opennash.com/companies/sandisk/jobs/8993cb1565f03b6b02be/)

Sandisk 

### [Senior ASIC RTL Design Engineer](https://jobs.opennash.com/companies/arrow-electronics/jobs/cf8672ee2af299b7f097/)

Arrow Electronics · Remote, Noida-, Uttar Pradesh, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)