[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Sunnyvale, CA +1 more

# ASIC Engineer Intern, Architecture

Sunnyvale, CA +1 more Early career Operations 

Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1096213456288397/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Engineer Intern, Architecture

## Job description

Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently.

You will have an opportunity to work with AI/ML experts in the company, help architect state-of-the-art machine learning accelerators and contribute to modeling these accelerators. Come work and learn alongside our expert engineers to build “Green” data center accelerators.

## Responsibilities

Work on advanced architecture, algorithms and models targeting for GenAI and deep learning solutions. Analyze and map data center workloads to ASIC architecture; Develop architecture projections, kernels, performance and functional models to validate the architecture. Implement and analyze numerical algorithms and enhanced architecture for the data center accelerators. Implement various models needed for the validation of the accelerators.

## Qualifications

Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas Programming skills in C, C++ or related Object Oriented Programming
- Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
- Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment Intent to return to degree-program after the completion of the internship/co-op Currently has, or is in the process of obtaining, a PhD degree in Electrical Engineering, Computer Engineering or related areas Experience in GenAI or machine learning architectures or related experience Experience in developing AI kernels, CUDA programming, parallel programming, C++ code for hardware simulators and exposure to performance and numerical analysis of ASIC designs Creativity and problem solving capabilities

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Sunnyvale, CA +1 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1096213456288397/)

## More jobs at Meta Platforms

### [ASIC Engineer, Architecture Kernel Development](https://jobs.opennash.com/companies/meta-platforms/jobs/112436cfade49be097c7/)

Sunnyvale, CA +1 more

### [ASIC Engineer, Foundry and IP](https://jobs.opennash.com/companies/meta-platforms/jobs/de876ffd0c4edebee0a7/)

Sunnyvale, CA +1 more

### [ASIC Engineer, Implementation - Timing](https://jobs.opennash.com/companies/meta-platforms/jobs/42149fe1f3ebacef1ed2/)

Sunnyvale, CA +1 more

### [ASIC Engineer, Performance Architecture and Modeling](https://jobs.opennash.com/companies/meta-platforms/jobs/db2725173e3d52120cdf/)

Sunnyvale, CA +1 more

### [ASIC Engineer, Power](https://jobs.opennash.com/companies/meta-platforms/jobs/c096c85f7543528786fb/)

Sunnyvale, CA +1 more

## Similar jobs at other companies

### [ASIC & FPGA Design Engineer - E2](https://jobs.opennash.com/companies/lockheed-martin/jobs/4510ab87f7a931bd10e6/)

Lockheed Martin · Liverpool, NY

### [ASIC & FPGA Design Engineer Sr](https://jobs.opennash.com/companies/lockheed-martin/jobs/90d5256c62b52a8fdb0d/)

Lockheed Martin · Boulder, CO

### [ASIC Timing and Methodology Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/9a3a66e840e1ae3025fb/)

Qualcomm · Tijuana, Baja California, Mexico

### [ASIC Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/99c4aabaf2f51a99dc1b/)

Qualcomm · San Diego, California, United States of America

### [Senior Principal ASIC Implementation Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/c616ca525c5d712aed4c/)

BAE Systems · Manassas, Virginia, United States

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)