[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Search jobs](/search/)

Meta Platforms · Sunnyvale, CA +3 more

# GFX/Display IP Digital Design Engineer

Sunnyvale, CA +3 more Design 

Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/3573883172774134/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / GFX/Display IP Digital Design Engineer

## Job description

Meta is seeking highly skilled Design Engineers to join our team. In this role, you will contribute to the development of advanced technology solutions, including machine learning and network acceleration. You will collaborate with researchers and engineers to design, implement, and optimize low-power hardware accelerators, state-of-the-art SoCs, and custom silicon solutions that enable the next generation of innovative devices and hardware.

## Responsibilities
- Contribute to ASIC digital µArchitecture and design
- Assist performance/power analysis of the design and help meet power and performance targets
- Work with architects to map algorithms onto the hardware and specify requirements for IP and subsystems integration
- Collaborate with adjacent teams such as Verification, Physical
- Design, and Design-for-Test
- Develop micro-architecture, RTL coding, and design verification for complex IPs Drive IP/sub-system micro-architecture and RTL design in collaboration with DV and PD leads

## Qualifications
- Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
- 6+ years of experience as a Hardware Design Engineer for production silicon shipped in volume Experience in digital design µArchitecture, RTL coding, and micro-architecture development Experience communicating technical design decisions and trade-offs to cross-functional partners such as verification, physical design, and architecture teams Experience micro-architecting and designing IP with heavy fixed-point and/or floating-point data path logic Experience with synthesis, static timing analysis, and timing closure methodologies Experience collaborating with verification or physical design teams during the silicon development cycle Experience with microarchitecture and design optimization for power, performance, and area Experience with at least one procedural programming language (C, C++, Python, etc.) Experience with shell scripting (bash and/or csh) Experience with CDC and RDC analysis Experience with pixel processing pipelines like 2D/3D GFX engines and/or display processing units
- Demonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements) Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)
- Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologies

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Sunnyvale, CA +3 more[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/3573883172774134/)

## More jobs at Meta Platforms

### [Design Verification Engineer, Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/7f93c1751ac77c7a2081/)

Sunnyvale, CA +3 more

### [Physical Design Engineer, Reality Labs Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/9c38ad012b7e9e068cbd/)

Sunnyvale, CA +3 more

### [SOC Architect, Reality Labs Silicon](https://jobs.opennash.com/companies/meta-platforms/jobs/ee139d1338b228739c59/)

Sunnyvale, CA +3 more

### [Silicon Performance Architect, Reality Labs](https://jobs.opennash.com/companies/meta-platforms/jobs/2bc9075ff3c69f3c1a28/)

Sunnyvale, CA +3 more

### [Silicon Power Architect, Reality Labs](https://jobs.opennash.com/companies/meta-platforms/jobs/da21c0f7aedb40ffd64a/)

Sunnyvale, CA +3 more

## Similar jobs at other companies

### [GFX COO - Business Manager](https://jobs.opennash.com/companies/hsbc-holdings/jobs/00c3eaed7800053b7276/)

HSBC Holdings · New York, United States

### [Hardware Engineer Stf/ Digital Design](https://jobs.opennash.com/companies/lockheed-martin/jobs/f4e1a8002ca8a210de04/)

Lockheed Martin · Owego, NY

### [Senior Digital Design Engineer](https://jobs.opennash.com/companies/general-dynamics/jobs/0a68d564e4cc2006abf5/)

General Dynamics · Scottsdale, AZ, US

### [Electronics Engineer III, Digital Circuit Design](https://jobs.opennash.com/companies/lockheed-martin/jobs/582ca79960fb716eedca/)

Lockheed Martin · Littleton, CO

### [Payments-Digital & Design-Senior Product Associate](https://jobs.opennash.com/companies/jpmorganchase/jobs/ee9a4e79cdeb87af1255/)

JPMorganChase · Jersey City, NJ, United States

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)