[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) Meta Platforms · Sunnyvale, CA # ASIC Design Verification Engineer Sunnyvale, California, US +1 more Full-time Design Listed on Meta Platforms’s official careers site. Posted November 4, 2026. Check that it is still open and apply there. [Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1825002068624801/) [OpenNash Jobs](https://jobs.opennash.com/) / [Meta Platforms](https://jobs.opennash.com/companies/meta-platforms/) / ASIC Design Verification Engineer ## Job description Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of an agile team working with experienced engineers across the industry, focused on developing ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success. ## Responsibilities - Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification - Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on the test plan, functional, and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring design quality meets defined verification and coverage goals - Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry ## Qualifications Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 8+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies and/or C/C++ based verification Experience in leading verification of SoC/chiplet or complex IP’s like PCIe, RoCE, DDR, HBM, Ethernet, Cache controllers, Network on Chip etc Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation Experience with verification of ARM/RISC-V based sub-systems or SoCs Experience working across and building relationships with cross-functional design, model and emulation teams Experience with micro-architectural performance verification Experience with revision control systems like Mercurial(Hg), Git or SVN Track record of 'first-pass success' in ASIC development cycles Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs Experience verifying GPU/CPU designs Experience in development of UVM based verification environments from scratch ## At a glance - Posted by the employer: Nov 4, 2026 - First seen by OpenNash: Nov 8, 2026 - Last checked: Nov 8, 2026 - Listed for: 4 days - Location: Sunnyvale, California, US +1 more - Employment type: Full-time[Apply on Meta Platforms’s careers site →](https://www.metacareers.com/jobs/1825002068624801/) ## Hiring at Meta Platforms - Open jobs: 1,340 - New in the last 7 days: After two weekly collections - Tracked since: Jul 11, 2026 [All Meta Platforms jobs](https://jobs.opennash.com/companies/meta-platforms/) · [Weekly hiring report](/reports/hiring/) ## More jobs at Meta Platforms ### [Research Scientist Intern, AI Agents and Machine Learning (PhD)](https://jobs.opennash.com/companies/meta-platforms/jobs/5993a9269b1642c1cdc5/) Sunnyvale, California, US +1 more ### [AI Sound Design Lead](https://jobs.opennash.com/companies/meta-platforms/jobs/5fe50597cf10e7d1cadd/) Fremont, California, US ### [ASIC Design Verification Engineer, DFT](https://jobs.opennash.com/companies/meta-platforms/jobs/254e3415927cb7b20230/) Sunnyvale, CA +1 more ### [ASIC Engineer Intern, Design](https://jobs.opennash.com/companies/meta-platforms/jobs/b7ed75c63c004fdd6244/) Bangalore, India ### [ASIC Engineer Intern, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/43d8aede4f46318eebe6/) Bangalore, India ## Similar jobs at other companies ### [ASIC & FPGA Verification Engineer Stf - E4](https://jobs.opennash.com/companies/lockheed-martin/jobs/58c48e168348ca7316aa/) Lockheed Martin · Denver, CO, Sunnyvale, CA ### [ASIC & FPGA Design Engineer](https://jobs.opennash.com/companies/lockheed-martin/jobs/e94b640c48ecc099615e/) Lockheed Martin · Liverpool, NY ### [Principal ASIC Design Engineer](https://jobs.opennash.com/companies/fortinet/jobs/9286f067ac1219e2ec7e/) Fortinet · Sunnyvale, CA, United States ### [SOC Design Verification Engineer– Pre-Si/Post-Si Verification](https://jobs.opennash.com/companies/qualcomm/jobs/52cd325798071ca28842/) Qualcomm · Tijuana, Baja California, Mexico OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.