[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All MediaTek jobs](https://jobs.opennash.com/companies/mediatek/) · [Search jobs](/search/)

MediaTek · San Jose, CA

# Performance Modeling Engineer

San Jose, CA Operations 

Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MUS120260317000)

[OpenNash Jobs](https://jobs.opennash.com/) / [MediaTek](https://jobs.opennash.com/companies/mediatek/) / Performance Modeling Engineer

## Job description

MediaTek’s CPU Architecture team is seeking engineers with performance modeling experience to help shape the future of our next-generation processors. As a key member of the architecture group, you will explore innovative designs and cutting-edge technologies that drive impact across the global computing industry.

### Key Responsibilities
- Collaborate with architects and RTL/design teams to develop a deep understanding of CPU and SoC architectures, performance metrics, and workload characterization.
- Define methodologies and technologies to model CPU performance at varying levels of fidelity, supporting architectural exploration and microarchitectural trade-off decisions.
- Develop and Extend simulation infrastructure and tooling for model development, data visualization, and performance analysis.
- Correlate performance projections with reference platforms and support pre-silicon performance verification to ensure accuracy.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 23, 2026
- Last checked: Oct 23, 2026
- Listed for: Under a day
- Location: San Jose, CA[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MUS120260317000)

## More jobs at MediaTek

### [3DIC Memory DTCO Engineer](https://jobs.opennash.com/companies/mediatek/jobs/dffadecaf6a3c8d32b03/)

San Jose, CA

### [Integrated Voltage Regulator (IVR) Engineering Lead](https://jobs.opennash.com/companies/mediatek/jobs/2c64a8c7282205cd9877/)

San Jose, CA

### [Memory Packaging Engineer](https://jobs.opennash.com/companies/mediatek/jobs/dc70da96174d061a08e6/)

San Jose, CA

### [Package Development/NPI Engineer](https://jobs.opennash.com/companies/mediatek/jobs/e7af4d5d7b3bfa744dd8/)

San Jose, CA

### [Principal DV Engineer](https://jobs.opennash.com/companies/mediatek/jobs/e667594bf771ec7dff33/)

San Jose, CA

## Similar jobs at other companies

### [System Performance Modeling Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/dc68f3e89f9d81389853/)

Qualcomm · San Diego, California, United States of America

### [Systems Engineer – RF Integration & Performance Modeling](https://jobs.opennash.com/companies/bae-systems/jobs/e80566d49e5a9b642ad2/)

BAE Systems · Nashua, New Hampshire, United States

### [CPU Performance Modeling Engineer (Multiple Levels)](https://jobs.opennash.com/companies/qualcomm/jobs/3a02ff98d8227556de5e/)

Qualcomm · Santa Clara, California, United States of America, Austin, Texas

### [ASIC Engineer, Performance Architecture and Modeling](https://jobs.opennash.com/companies/meta-platforms/jobs/db2725173e3d52120cdf/)

Meta Platforms · Sunnyvale, CA +1 more

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)