[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All MediaTek jobs](https://jobs.opennash.com/companies/mediatek/) · [Search jobs](/search/)

MediaTek · HsinChu

# Design methodology engineer/technical manager

HsinChu Manager or lead Design 

Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MTK120240124001)

[OpenNash Jobs](https://jobs.opennash.com/) / [MediaTek](https://jobs.opennash.com/companies/mediatek/) / Design methodology engineer/technical manager

## Job description
- Develop systematic algorithms to alleviate design challenges, including implementation, process what-if assessment, system performance evaluation, in advanced nodes or package
- Closely work with foundry and EDA vendors to define innovative HPC, Chiplet design methodologies
- Explore new EDA features and define improvement direction from MTK product requirements #LI-ML2

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 23, 2026
- Last checked: Oct 23, 2026
- Listed for: Under a day
- Location: HsinChu[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MTK120240124001)

## More jobs at MediaTek

### [2027 Campus_Analog / RF Design Engineer](https://jobs.opennash.com/companies/mediatek/jobs/ce89f637b48962b04cc8/)

HsinChu

### [2027 Campus_Communication IC Design Engineer](https://jobs.opennash.com/companies/mediatek/jobs/3324edb0c6769ea8989d/)

HsinChu

### [2027 Campus_Design Verification Engineer](https://jobs.opennash.com/companies/mediatek/jobs/6667382f30e996df45d8/)

HsinChu

### [2027 Campus_Digital Circuit Design Engineer](https://jobs.opennash.com/companies/mediatek/jobs/a6bf42e9573360e1e151/)

HsinChu

### [2027 Campus_Digital IC Design Engineer](https://jobs.opennash.com/companies/mediatek/jobs/0ba55e063654663af701/)

HsinChu

## Similar jobs at other companies

### [Senior Staff Engineer Physical Design and Methodology (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/46bbe226ff31021fb81f/)

Infineon Technologies · Munich

### [Staff Engineer Simulation and Package Design Methodology (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/c531842c5bdd1461c64a/)

Infineon Technologies · Villach

### [FY27 Intern - MSIP Design Methodology Engineering Internship - Canada (16 months)](https://jobs.opennash.com/companies/qualcomm/jobs/4b3dfa13c7edffc111f9/)

Qualcomm · Toronto, Ontario, Canada

### [Technical Director, Digital Design Methodology & Flow Architecture](https://jobs.opennash.com/companies/nxp-semiconductors/jobs/efdd3ae7b68be6b173d1/)

NXP Semiconductors 

### [Senior Engineer - Diagnostics Systems & Methodology](https://jobs.opennash.com/companies/qualcomm/jobs/2ab2b898ac3b597ac1d2/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)