[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All MediaTek jobs](https://jobs.opennash.com/companies/mediatek/) · [Search jobs](/search/)

MediaTek · San Jose, CA

# Datacenter Compute SoC Perf/Power Modeling Architect

San Jose, CA Data & Analytics 

Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MUS120260801002)

[OpenNash Jobs](https://jobs.opennash.com/) / [MediaTek](https://jobs.opennash.com/companies/mediatek/) / Datacenter Compute SoC Perf/Power Modeling Architect

## Job description

MediaTek’s Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts dedicated to creating high-performance, efficient, and reliable solutions. Our team collaborates closely to push the boundaries of technology, ensuring optimal performance, power efficiency, and scalability for data center applications.

Join our Data Center team and be a part of the technological revolution that is shaping the future of data centers. If you are passionate about innovation and have the expertise to drive strategic technology development, we would love to hear from you.

### Role Summary

We are looking for a highly skilled Datacenter Compute SoC Performance Modeling Engineer. In this role, you will be at the forefront of defining our next-generation cloud and datacenter processors. You will develop and maintain high-speed, cycle-accurate, and transaction-level architectural simulators to evaluate design trade-offs, identify performance bottlenecks, and project system performance across a wide range of datacenter workloads.

You will collaborate closely with CPU/Compute core architects, SoC architects, IP architects, workload characterization teams, and RTL designers to ensure our silicon delivers industry-leading performance-per-watt and scales efficiently to meet the demands of modern hyper-scale infrastructure.

### Simulator Development
- Design, develop, and maintain cycle-accurate and transaction-level performance models (C++/SystemC) for multi-core datacenter SoCs, including CPU cores, memory subsystems, interconnects (NoC), and high-speed I/O (PCIe/CXL).

### Workload Analysis & Profiling
- Analyze and characterize cloud-native workloads, microservices, databases, and AI/ML data processing pipelines to drive architectural requirements.

### Performance Exploration
- Conduct what-if analyses and architectural design sweeps to optimize cache sizes, memory bandwidth, latency, interconnect topologies, and core counts.

### Bottleneck Identification
- Identify micro-architectural and system-level performance bottlenecks and propose innovative hardware or software solutions.

### RTL & Silicon Correlation
- Work with RTL verification and post-silicon validation teams to correlate the performance model against RTL simulations, emulators, and actual silicon, ensuring model accuracy.

### Tooling & Infrastructure
- Build and enhance tracing tools, data visualization dashboards, and automated performance regression pipelines using Python and data analysis libraries.

### Location

open to San Jose, San Diego, Portland and Austin #LI-WC2

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 23, 2026
- Last checked: Oct 23, 2026
- Listed for: Under a day
- Location: San Jose, CA[Apply on MediaTek’s careers site →](https://careers.mediatek.com/en/jobs/MUS120260801002)

## More jobs at MediaTek

### [Datacenter Compute Accelerator Architect](https://jobs.opennash.com/companies/mediatek/jobs/7685270ea9f359ddf515/)

San Jose, CA

### [Datacenter Compute Platform Architect](https://jobs.opennash.com/companies/mediatek/jobs/31dfa0e291da6601f6bc/)

San Jose, CA

### [Datacenter Compute SoC Architect](https://jobs.opennash.com/companies/mediatek/jobs/75c62cd155b684cc8482/)

San Jose, CA

### [RTL Design for Data Center Chassis](https://jobs.opennash.com/companies/mediatek/jobs/99aad6bf52cbb201ad73/)

San Jose, CA

### [Technology Marketing Manager - Datacenter](https://jobs.opennash.com/companies/mediatek/jobs/ee61d8c7eac7d29ded11/)

San Jose, CA

## Similar jobs at other companies

### [Senior Software Program Manager - Datacenter Compute Server](https://jobs.opennash.com/companies/nvidia/jobs/14a9e6eff32eae2854e5/)

NVIDIA · US, CA, Santa Clara

### [Entry-Level - Compute Platforms & SoC/MCU Semiconductor Systems Researcher](https://jobs.opennash.com/companies/general-motors/jobs/e5e7333bd8ba18262a20/)

General Motors · Warren, Michigan, United States of America

### [Senior Hardware Engineer - Core Compute](https://jobs.opennash.com/companies/general-dynamics/jobs/a86304ddc44952fa03e3/)

General Dynamics · Sterling Heights, MI, US

### [Product Delivery Manager - Compute Infrastructure Platforms](https://jobs.opennash.com/companies/jpmorganchase/jobs/a612762aa33aea75f79e/)

JPMorganChase · Plano, TX, United States

### [Staff Software Engineer, Google Cloud Compute Infrastructure](https://jobs.opennash.com/companies/alphabet/jobs/3077aafaa1ee9f4b9b98/)

Alphabet · Seattle, WA, USA

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)